No puede seleccionar más de 25 temas Los temas deben comenzar con una letra o número, pueden incluir guiones ('-') y pueden tener hasta 35 caracteres de largo.
 
 
 
 
 

841 líneas
40 KiB

  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_hal_fmpi2c.h
  4. * @author MCD Application Team
  5. * @brief Header file of FMPI2C HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under BSD 3-Clause license,
  13. * the "License"; You may not use this file except in compliance with the
  14. * License. You may obtain a copy of the License at:
  15. * opensource.org/licenses/BSD-3-Clause
  16. *
  17. ******************************************************************************
  18. */
  19. /* Define to prevent recursive inclusion -------------------------------------*/
  20. #ifndef STM32F4xx_HAL_FMPI2C_H
  21. #define STM32F4xx_HAL_FMPI2C_H
  22. #ifdef __cplusplus
  23. extern "C" {
  24. #endif
  25. #if defined(FMPI2C_CR1_PE)
  26. /* Includes ------------------------------------------------------------------*/
  27. #include "stm32f4xx_hal_def.h"
  28. /** @addtogroup STM32F4xx_HAL_Driver
  29. * @{
  30. */
  31. /** @addtogroup FMPI2C
  32. * @{
  33. */
  34. /* Exported types ------------------------------------------------------------*/
  35. /** @defgroup FMPI2C_Exported_Types FMPI2C Exported Types
  36. * @{
  37. */
  38. /** @defgroup FMPI2C_Configuration_Structure_definition FMPI2C Configuration Structure definition
  39. * @brief FMPI2C Configuration Structure definition
  40. * @{
  41. */
  42. typedef struct
  43. {
  44. uint32_t Timing; /*!< Specifies the FMPI2C_TIMINGR_register value.
  45. This parameter calculated by referring to FMPI2C initialization section
  46. in Reference manual */
  47. uint32_t OwnAddress1; /*!< Specifies the first device own address.
  48. This parameter can be a 7-bit or 10-bit address. */
  49. uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode is selected.
  50. This parameter can be a value of @ref FMPI2C_ADDRESSING_MODE */
  51. uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected.
  52. This parameter can be a value of @ref FMPI2C_DUAL_ADDRESSING_MODE */
  53. uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected
  54. This parameter can be a 7-bit address. */
  55. uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address if dual addressing
  56. mode is selected.
  57. This parameter can be a value of @ref FMPI2C_OWN_ADDRESS2_MASKS */
  58. uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected.
  59. This parameter can be a value of @ref FMPI2C_GENERAL_CALL_ADDRESSING_MODE */
  60. uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected.
  61. This parameter can be a value of @ref FMPI2C_NOSTRETCH_MODE */
  62. } FMPI2C_InitTypeDef;
  63. /**
  64. * @}
  65. */
  66. /** @defgroup HAL_state_structure_definition HAL state structure definition
  67. * @brief HAL State structure definition
  68. * @note HAL FMPI2C State value coding follow below described bitmap :\n
  69. * b7-b6 Error information\n
  70. * 00 : No Error\n
  71. * 01 : Abort (Abort user request on going)\n
  72. * 10 : Timeout\n
  73. * 11 : Error\n
  74. * b5 Peripheral initialization status\n
  75. * 0 : Reset (peripheral not initialized)\n
  76. * 1 : Init done (peripheral initialized and ready to use. HAL FMPI2C Init function called)\n
  77. * b4 (not used)\n
  78. * x : Should be set to 0\n
  79. * b3\n
  80. * 0 : Ready or Busy (No Listen mode ongoing)\n
  81. * 1 : Listen (peripheral in Address Listen Mode)\n
  82. * b2 Intrinsic process state\n
  83. * 0 : Ready\n
  84. * 1 : Busy (peripheral busy with some configuration or internal operations)\n
  85. * b1 Rx state\n
  86. * 0 : Ready (no Rx operation ongoing)\n
  87. * 1 : Busy (Rx operation ongoing)\n
  88. * b0 Tx state\n
  89. * 0 : Ready (no Tx operation ongoing)\n
  90. * 1 : Busy (Tx operation ongoing)
  91. * @{
  92. */
  93. typedef enum
  94. {
  95. HAL_FMPI2C_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized */
  96. HAL_FMPI2C_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use */
  97. HAL_FMPI2C_STATE_BUSY = 0x24U, /*!< An internal process is ongoing */
  98. HAL_FMPI2C_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing */
  99. HAL_FMPI2C_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */
  100. HAL_FMPI2C_STATE_LISTEN = 0x28U, /*!< Address Listen Mode is ongoing */
  101. HAL_FMPI2C_STATE_BUSY_TX_LISTEN = 0x29U, /*!< Address Listen Mode and Data Transmission
  102. process is ongoing */
  103. HAL_FMPI2C_STATE_BUSY_RX_LISTEN = 0x2AU, /*!< Address Listen Mode and Data Reception
  104. process is ongoing */
  105. HAL_FMPI2C_STATE_ABORT = 0x60U, /*!< Abort user request ongoing */
  106. HAL_FMPI2C_STATE_TIMEOUT = 0xA0U, /*!< Timeout state */
  107. HAL_FMPI2C_STATE_ERROR = 0xE0U /*!< Error */
  108. } HAL_FMPI2C_StateTypeDef;
  109. /**
  110. * @}
  111. */
  112. /** @defgroup HAL_mode_structure_definition HAL mode structure definition
  113. * @brief HAL Mode structure definition
  114. * @note HAL FMPI2C Mode value coding follow below described bitmap :\n
  115. * b7 (not used)\n
  116. * x : Should be set to 0\n
  117. * b6\n
  118. * 0 : None\n
  119. * 1 : Memory (HAL FMPI2C communication is in Memory Mode)\n
  120. * b5\n
  121. * 0 : None\n
  122. * 1 : Slave (HAL FMPI2C communication is in Slave Mode)\n
  123. * b4\n
  124. * 0 : None\n
  125. * 1 : Master (HAL FMPI2C communication is in Master Mode)\n
  126. * b3-b2-b1-b0 (not used)\n
  127. * xxxx : Should be set to 0000
  128. * @{
  129. */
  130. typedef enum
  131. {
  132. HAL_FMPI2C_MODE_NONE = 0x00U, /*!< No FMPI2C communication on going */
  133. HAL_FMPI2C_MODE_MASTER = 0x10U, /*!< FMPI2C communication is in Master Mode */
  134. HAL_FMPI2C_MODE_SLAVE = 0x20U, /*!< FMPI2C communication is in Slave Mode */
  135. HAL_FMPI2C_MODE_MEM = 0x40U /*!< FMPI2C communication is in Memory Mode */
  136. } HAL_FMPI2C_ModeTypeDef;
  137. /**
  138. * @}
  139. */
  140. /** @defgroup FMPI2C_Error_Code_definition FMPI2C Error Code definition
  141. * @brief FMPI2C Error Code definition
  142. * @{
  143. */
  144. #define HAL_FMPI2C_ERROR_NONE (0x00000000U) /*!< No error */
  145. #define HAL_FMPI2C_ERROR_BERR (0x00000001U) /*!< BERR error */
  146. #define HAL_FMPI2C_ERROR_ARLO (0x00000002U) /*!< ARLO error */
  147. #define HAL_FMPI2C_ERROR_AF (0x00000004U) /*!< ACKF error */
  148. #define HAL_FMPI2C_ERROR_OVR (0x00000008U) /*!< OVR error */
  149. #define HAL_FMPI2C_ERROR_DMA (0x00000010U) /*!< DMA transfer error */
  150. #define HAL_FMPI2C_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */
  151. #define HAL_FMPI2C_ERROR_SIZE (0x00000040U) /*!< Size Management error */
  152. #define HAL_FMPI2C_ERROR_DMA_PARAM (0x00000080U) /*!< DMA Parameter Error */
  153. #if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  154. #define HAL_FMPI2C_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */
  155. #endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  156. #define HAL_FMPI2C_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */
  157. /**
  158. * @}
  159. */
  160. /** @defgroup FMPI2C_handle_Structure_definition FMPI2C handle Structure definition
  161. * @brief FMPI2C handle Structure definition
  162. * @{
  163. */
  164. typedef struct __FMPI2C_HandleTypeDef
  165. {
  166. FMPI2C_TypeDef *Instance; /*!< FMPI2C registers base address */
  167. FMPI2C_InitTypeDef Init; /*!< FMPI2C communication parameters */
  168. uint8_t *pBuffPtr; /*!< Pointer to FMPI2C transfer buffer */
  169. uint16_t XferSize; /*!< FMPI2C transfer size */
  170. __IO uint16_t XferCount; /*!< FMPI2C transfer counter */
  171. __IO uint32_t XferOptions; /*!< FMPI2C sequantial transfer options, this parameter can
  172. be a value of @ref FMPI2C_XFEROPTIONS */
  173. __IO uint32_t PreviousState; /*!< FMPI2C communication Previous state */
  174. HAL_StatusTypeDef(*XferISR)(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags, uint32_t ITSources);
  175. /*!< FMPI2C transfer IRQ handler function pointer */
  176. DMA_HandleTypeDef *hdmatx; /*!< FMPI2C Tx DMA handle parameters */
  177. DMA_HandleTypeDef *hdmarx; /*!< FMPI2C Rx DMA handle parameters */
  178. HAL_LockTypeDef Lock; /*!< FMPI2C locking object */
  179. __IO HAL_FMPI2C_StateTypeDef State; /*!< FMPI2C communication state */
  180. __IO HAL_FMPI2C_ModeTypeDef Mode; /*!< FMPI2C communication mode */
  181. __IO uint32_t ErrorCode; /*!< FMPI2C Error code */
  182. __IO uint32_t AddrEventCount; /*!< FMPI2C Address Event counter */
  183. #if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  184. void (* MasterTxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  185. /*!< FMPI2C Master Tx Transfer completed callback */
  186. void (* MasterRxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  187. /*!< FMPI2C Master Rx Transfer completed callback */
  188. void (* SlaveTxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  189. /*!< FMPI2C Slave Tx Transfer completed callback */
  190. void (* SlaveRxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  191. /*!< FMPI2C Slave Rx Transfer completed callback */
  192. void (* ListenCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  193. /*!< FMPI2C Listen Complete callback */
  194. void (* MemTxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  195. /*!< FMPI2C Memory Tx Transfer completed callback */
  196. void (* MemRxCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  197. /*!< FMPI2C Memory Rx Transfer completed callback */
  198. void (* ErrorCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  199. /*!< FMPI2C Error callback */
  200. void (* AbortCpltCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  201. /*!< FMPI2C Abort callback */
  202. void (* AddrCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint8_t TransferDirection, uint16_t AddrMatchCode);
  203. /*!< FMPI2C Slave Address Match callback */
  204. void (* MspInitCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  205. /*!< FMPI2C Msp Init callback */
  206. void (* MspDeInitCallback)(struct __FMPI2C_HandleTypeDef *hfmpi2c);
  207. /*!< FMPI2C Msp DeInit callback */
  208. #endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  209. } FMPI2C_HandleTypeDef;
  210. #if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  211. /**
  212. * @brief HAL FMPI2C Callback ID enumeration definition
  213. */
  214. typedef enum
  215. {
  216. HAL_FMPI2C_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< FMPI2C Master Tx Transfer completed callback ID */
  217. HAL_FMPI2C_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< FMPI2C Master Rx Transfer completed callback ID */
  218. HAL_FMPI2C_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< FMPI2C Slave Tx Transfer completed callback ID */
  219. HAL_FMPI2C_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< FMPI2C Slave Rx Transfer completed callback ID */
  220. HAL_FMPI2C_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< FMPI2C Listen Complete callback ID */
  221. HAL_FMPI2C_MEM_TX_COMPLETE_CB_ID = 0x05U, /*!< FMPI2C Memory Tx Transfer callback ID */
  222. HAL_FMPI2C_MEM_RX_COMPLETE_CB_ID = 0x06U, /*!< FMPI2C Memory Rx Transfer completed callback ID */
  223. HAL_FMPI2C_ERROR_CB_ID = 0x07U, /*!< FMPI2C Error callback ID */
  224. HAL_FMPI2C_ABORT_CB_ID = 0x08U, /*!< FMPI2C Abort callback ID */
  225. HAL_FMPI2C_MSPINIT_CB_ID = 0x09U, /*!< FMPI2C Msp Init callback ID */
  226. HAL_FMPI2C_MSPDEINIT_CB_ID = 0x0AU /*!< FMPI2C Msp DeInit callback ID */
  227. } HAL_FMPI2C_CallbackIDTypeDef;
  228. /**
  229. * @brief HAL FMPI2C Callback pointer definition
  230. */
  231. typedef void (*pFMPI2C_CallbackTypeDef)(FMPI2C_HandleTypeDef *hfmpi2c);
  232. /*!< pointer to an FMPI2C callback function */
  233. typedef void (*pFMPI2C_AddrCallbackTypeDef)(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t TransferDirection,
  234. uint16_t AddrMatchCode);
  235. /*!< pointer to an FMPI2C Address Match callback function */
  236. #endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  237. /**
  238. * @}
  239. */
  240. /**
  241. * @}
  242. */
  243. /* Exported constants --------------------------------------------------------*/
  244. /** @defgroup FMPI2C_Exported_Constants FMPI2C Exported Constants
  245. * @{
  246. */
  247. /** @defgroup FMPI2C_XFEROPTIONS FMPI2C Sequential Transfer Options
  248. * @{
  249. */
  250. #define FMPI2C_FIRST_FRAME ((uint32_t)FMPI2C_SOFTEND_MODE)
  251. #define FMPI2C_FIRST_AND_NEXT_FRAME ((uint32_t)(FMPI2C_RELOAD_MODE | FMPI2C_SOFTEND_MODE))
  252. #define FMPI2C_NEXT_FRAME ((uint32_t)(FMPI2C_RELOAD_MODE | FMPI2C_SOFTEND_MODE))
  253. #define FMPI2C_FIRST_AND_LAST_FRAME ((uint32_t)FMPI2C_AUTOEND_MODE)
  254. #define FMPI2C_LAST_FRAME ((uint32_t)FMPI2C_AUTOEND_MODE)
  255. #define FMPI2C_LAST_FRAME_NO_STOP ((uint32_t)FMPI2C_SOFTEND_MODE)
  256. /* List of XferOptions in usage of :
  257. * 1- Restart condition in all use cases (direction change or not)
  258. */
  259. #define FMPI2C_OTHER_FRAME (0x000000AAU)
  260. #define FMPI2C_OTHER_AND_LAST_FRAME (0x0000AA00U)
  261. /**
  262. * @}
  263. */
  264. /** @defgroup FMPI2C_ADDRESSING_MODE FMPI2C Addressing Mode
  265. * @{
  266. */
  267. #define FMPI2C_ADDRESSINGMODE_7BIT (0x00000001U)
  268. #define FMPI2C_ADDRESSINGMODE_10BIT (0x00000002U)
  269. /**
  270. * @}
  271. */
  272. /** @defgroup FMPI2C_DUAL_ADDRESSING_MODE FMPI2C Dual Addressing Mode
  273. * @{
  274. */
  275. #define FMPI2C_DUALADDRESS_DISABLE (0x00000000U)
  276. #define FMPI2C_DUALADDRESS_ENABLE FMPI2C_OAR2_OA2EN
  277. /**
  278. * @}
  279. */
  280. /** @defgroup FMPI2C_OWN_ADDRESS2_MASKS FMPI2C Own Address2 Masks
  281. * @{
  282. */
  283. #define FMPI2C_OA2_NOMASK ((uint8_t)0x00U)
  284. #define FMPI2C_OA2_MASK01 ((uint8_t)0x01U)
  285. #define FMPI2C_OA2_MASK02 ((uint8_t)0x02U)
  286. #define FMPI2C_OA2_MASK03 ((uint8_t)0x03U)
  287. #define FMPI2C_OA2_MASK04 ((uint8_t)0x04U)
  288. #define FMPI2C_OA2_MASK05 ((uint8_t)0x05U)
  289. #define FMPI2C_OA2_MASK06 ((uint8_t)0x06U)
  290. #define FMPI2C_OA2_MASK07 ((uint8_t)0x07U)
  291. /**
  292. * @}
  293. */
  294. /** @defgroup FMPI2C_GENERAL_CALL_ADDRESSING_MODE FMPI2C General Call Addressing Mode
  295. * @{
  296. */
  297. #define FMPI2C_GENERALCALL_DISABLE (0x00000000U)
  298. #define FMPI2C_GENERALCALL_ENABLE FMPI2C_CR1_GCEN
  299. /**
  300. * @}
  301. */
  302. /** @defgroup FMPI2C_NOSTRETCH_MODE FMPI2C No-Stretch Mode
  303. * @{
  304. */
  305. #define FMPI2C_NOSTRETCH_DISABLE (0x00000000U)
  306. #define FMPI2C_NOSTRETCH_ENABLE FMPI2C_CR1_NOSTRETCH
  307. /**
  308. * @}
  309. */
  310. /** @defgroup FMPI2C_MEMORY_ADDRESS_SIZE FMPI2C Memory Address Size
  311. * @{
  312. */
  313. #define FMPI2C_MEMADD_SIZE_8BIT (0x00000001U)
  314. #define FMPI2C_MEMADD_SIZE_16BIT (0x00000002U)
  315. /**
  316. * @}
  317. */
  318. /** @defgroup FMPI2C_XFERDIRECTION FMPI2C Transfer Direction Master Point of View
  319. * @{
  320. */
  321. #define FMPI2C_DIRECTION_TRANSMIT (0x00000000U)
  322. #define FMPI2C_DIRECTION_RECEIVE (0x00000001U)
  323. /**
  324. * @}
  325. */
  326. /** @defgroup FMPI2C_RELOAD_END_MODE FMPI2C Reload End Mode
  327. * @{
  328. */
  329. #define FMPI2C_RELOAD_MODE FMPI2C_CR2_RELOAD
  330. #define FMPI2C_AUTOEND_MODE FMPI2C_CR2_AUTOEND
  331. #define FMPI2C_SOFTEND_MODE (0x00000000U)
  332. /**
  333. * @}
  334. */
  335. /** @defgroup FMPI2C_START_STOP_MODE FMPI2C Start or Stop Mode
  336. * @{
  337. */
  338. #define FMPI2C_NO_STARTSTOP (0x00000000U)
  339. #define FMPI2C_GENERATE_STOP (uint32_t)(0x80000000U | FMPI2C_CR2_STOP)
  340. #define FMPI2C_GENERATE_START_READ (uint32_t)(0x80000000U | FMPI2C_CR2_START | FMPI2C_CR2_RD_WRN)
  341. #define FMPI2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | FMPI2C_CR2_START)
  342. /**
  343. * @}
  344. */
  345. /** @defgroup FMPI2C_Interrupt_configuration_definition FMPI2C Interrupt configuration definition
  346. * @brief FMPI2C Interrupt definition
  347. * Elements values convention: 0xXXXXXXXX
  348. * - XXXXXXXX : Interrupt control mask
  349. * @{
  350. */
  351. #define FMPI2C_IT_ERRI FMPI2C_CR1_ERRIE
  352. #define FMPI2C_IT_TCI FMPI2C_CR1_TCIE
  353. #define FMPI2C_IT_STOPI FMPI2C_CR1_STOPIE
  354. #define FMPI2C_IT_NACKI FMPI2C_CR1_NACKIE
  355. #define FMPI2C_IT_ADDRI FMPI2C_CR1_ADDRIE
  356. #define FMPI2C_IT_RXI FMPI2C_CR1_RXIE
  357. #define FMPI2C_IT_TXI FMPI2C_CR1_TXIE
  358. /**
  359. * @}
  360. */
  361. /** @defgroup FMPI2C_Flag_definition FMPI2C Flag definition
  362. * @{
  363. */
  364. #define FMPI2C_FLAG_TXE FMPI2C_ISR_TXE
  365. #define FMPI2C_FLAG_TXIS FMPI2C_ISR_TXIS
  366. #define FMPI2C_FLAG_RXNE FMPI2C_ISR_RXNE
  367. #define FMPI2C_FLAG_ADDR FMPI2C_ISR_ADDR
  368. #define FMPI2C_FLAG_AF FMPI2C_ISR_NACKF
  369. #define FMPI2C_FLAG_STOPF FMPI2C_ISR_STOPF
  370. #define FMPI2C_FLAG_TC FMPI2C_ISR_TC
  371. #define FMPI2C_FLAG_TCR FMPI2C_ISR_TCR
  372. #define FMPI2C_FLAG_BERR FMPI2C_ISR_BERR
  373. #define FMPI2C_FLAG_ARLO FMPI2C_ISR_ARLO
  374. #define FMPI2C_FLAG_OVR FMPI2C_ISR_OVR
  375. #define FMPI2C_FLAG_PECERR FMPI2C_ISR_PECERR
  376. #define FMPI2C_FLAG_TIMEOUT FMPI2C_ISR_TIMEOUT
  377. #define FMPI2C_FLAG_ALERT FMPI2C_ISR_ALERT
  378. #define FMPI2C_FLAG_BUSY FMPI2C_ISR_BUSY
  379. #define FMPI2C_FLAG_DIR FMPI2C_ISR_DIR
  380. /**
  381. * @}
  382. */
  383. /**
  384. * @}
  385. */
  386. /* Exported macros -----------------------------------------------------------*/
  387. /** @defgroup FMPI2C_Exported_Macros FMPI2C Exported Macros
  388. * @{
  389. */
  390. /** @brief Reset FMPI2C handle state.
  391. * @param __HANDLE__ specifies the FMPI2C Handle.
  392. * @retval None
  393. */
  394. #if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  395. #define __HAL_FMPI2C_RESET_HANDLE_STATE(__HANDLE__) do{ \
  396. (__HANDLE__)->State = HAL_FMPI2C_STATE_RESET; \
  397. (__HANDLE__)->MspInitCallback = NULL; \
  398. (__HANDLE__)->MspDeInitCallback = NULL; \
  399. } while(0)
  400. #else
  401. #define __HAL_FMPI2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_FMPI2C_STATE_RESET)
  402. #endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  403. /** @brief Enable the specified FMPI2C interrupt.
  404. * @param __HANDLE__ specifies the FMPI2C Handle.
  405. * @param __INTERRUPT__ specifies the interrupt source to enable.
  406. * This parameter can be one of the following values:
  407. * @arg @ref FMPI2C_IT_ERRI Errors interrupt enable
  408. * @arg @ref FMPI2C_IT_TCI Transfer complete interrupt enable
  409. * @arg @ref FMPI2C_IT_STOPI STOP detection interrupt enable
  410. * @arg @ref FMPI2C_IT_NACKI NACK received interrupt enable
  411. * @arg @ref FMPI2C_IT_ADDRI Address match interrupt enable
  412. * @arg @ref FMPI2C_IT_RXI RX interrupt enable
  413. * @arg @ref FMPI2C_IT_TXI TX interrupt enable
  414. *
  415. * @retval None
  416. */
  417. #define __HAL_FMPI2C_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))
  418. /** @brief Disable the specified FMPI2C interrupt.
  419. * @param __HANDLE__ specifies the FMPI2C Handle.
  420. * @param __INTERRUPT__ specifies the interrupt source to disable.
  421. * This parameter can be one of the following values:
  422. * @arg @ref FMPI2C_IT_ERRI Errors interrupt enable
  423. * @arg @ref FMPI2C_IT_TCI Transfer complete interrupt enable
  424. * @arg @ref FMPI2C_IT_STOPI STOP detection interrupt enable
  425. * @arg @ref FMPI2C_IT_NACKI NACK received interrupt enable
  426. * @arg @ref FMPI2C_IT_ADDRI Address match interrupt enable
  427. * @arg @ref FMPI2C_IT_RXI RX interrupt enable
  428. * @arg @ref FMPI2C_IT_TXI TX interrupt enable
  429. *
  430. * @retval None
  431. */
  432. #define __HAL_FMPI2C_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))
  433. /** @brief Check whether the specified FMPI2C interrupt source is enabled or not.
  434. * @param __HANDLE__ specifies the FMPI2C Handle.
  435. * @param __INTERRUPT__ specifies the FMPI2C interrupt source to check.
  436. * This parameter can be one of the following values:
  437. * @arg @ref FMPI2C_IT_ERRI Errors interrupt enable
  438. * @arg @ref FMPI2C_IT_TCI Transfer complete interrupt enable
  439. * @arg @ref FMPI2C_IT_STOPI STOP detection interrupt enable
  440. * @arg @ref FMPI2C_IT_NACKI NACK received interrupt enable
  441. * @arg @ref FMPI2C_IT_ADDRI Address match interrupt enable
  442. * @arg @ref FMPI2C_IT_RXI RX interrupt enable
  443. * @arg @ref FMPI2C_IT_TXI TX interrupt enable
  444. *
  445. * @retval The new state of __INTERRUPT__ (SET or RESET).
  446. */
  447. #define __HAL_FMPI2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & \
  448. (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  449. /** @brief Check whether the specified FMPI2C flag is set or not.
  450. * @param __HANDLE__ specifies the FMPI2C Handle.
  451. * @param __FLAG__ specifies the flag to check.
  452. * This parameter can be one of the following values:
  453. * @arg @ref FMPI2C_FLAG_TXE Transmit data register empty
  454. * @arg @ref FMPI2C_FLAG_TXIS Transmit interrupt status
  455. * @arg @ref FMPI2C_FLAG_RXNE Receive data register not empty
  456. * @arg @ref FMPI2C_FLAG_ADDR Address matched (slave mode)
  457. * @arg @ref FMPI2C_FLAG_AF Acknowledge failure received flag
  458. * @arg @ref FMPI2C_FLAG_STOPF STOP detection flag
  459. * @arg @ref FMPI2C_FLAG_TC Transfer complete (master mode)
  460. * @arg @ref FMPI2C_FLAG_TCR Transfer complete reload
  461. * @arg @ref FMPI2C_FLAG_BERR Bus error
  462. * @arg @ref FMPI2C_FLAG_ARLO Arbitration lost
  463. * @arg @ref FMPI2C_FLAG_OVR Overrun/Underrun
  464. * @arg @ref FMPI2C_FLAG_PECERR PEC error in reception
  465. * @arg @ref FMPI2C_FLAG_TIMEOUT Timeout or Tlow detection flag
  466. * @arg @ref FMPI2C_FLAG_ALERT SMBus alert
  467. * @arg @ref FMPI2C_FLAG_BUSY Bus busy
  468. * @arg @ref FMPI2C_FLAG_DIR Transfer direction (slave mode)
  469. *
  470. * @retval The new state of __FLAG__ (SET or RESET).
  471. */
  472. #define FMPI2C_FLAG_MASK (0x0001FFFFU)
  473. #define __HAL_FMPI2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & \
  474. (__FLAG__)) == (__FLAG__)) ? SET : RESET)
  475. /** @brief Clear the FMPI2C pending flags which are cleared by writing 1 in a specific bit.
  476. * @param __HANDLE__ specifies the FMPI2C Handle.
  477. * @param __FLAG__ specifies the flag to clear.
  478. * This parameter can be any combination of the following values:
  479. * @arg @ref FMPI2C_FLAG_TXE Transmit data register empty
  480. * @arg @ref FMPI2C_FLAG_ADDR Address matched (slave mode)
  481. * @arg @ref FMPI2C_FLAG_AF Acknowledge failure received flag
  482. * @arg @ref FMPI2C_FLAG_STOPF STOP detection flag
  483. * @arg @ref FMPI2C_FLAG_BERR Bus error
  484. * @arg @ref FMPI2C_FLAG_ARLO Arbitration lost
  485. * @arg @ref FMPI2C_FLAG_OVR Overrun/Underrun
  486. * @arg @ref FMPI2C_FLAG_PECERR PEC error in reception
  487. * @arg @ref FMPI2C_FLAG_TIMEOUT Timeout or Tlow detection flag
  488. * @arg @ref FMPI2C_FLAG_ALERT SMBus alert
  489. *
  490. * @retval None
  491. */
  492. #define __HAL_FMPI2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == FMPI2C_FLAG_TXE) ? \
  493. ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : \
  494. ((__HANDLE__)->Instance->ICR = (__FLAG__)))
  495. /** @brief Enable the specified FMPI2C peripheral.
  496. * @param __HANDLE__ specifies the FMPI2C Handle.
  497. * @retval None
  498. */
  499. #define __HAL_FMPI2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, FMPI2C_CR1_PE))
  500. /** @brief Disable the specified FMPI2C peripheral.
  501. * @param __HANDLE__ specifies the FMPI2C Handle.
  502. * @retval None
  503. */
  504. #define __HAL_FMPI2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, FMPI2C_CR1_PE))
  505. /** @brief Generate a Non-Acknowledge FMPI2C peripheral in Slave mode.
  506. * @param __HANDLE__ specifies the FMPI2C Handle.
  507. * @retval None
  508. */
  509. #define __HAL_FMPI2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, FMPI2C_CR2_NACK))
  510. /**
  511. * @}
  512. */
  513. /* Include FMPI2C HAL Extended module */
  514. #include "stm32f4xx_hal_fmpi2c_ex.h"
  515. /* Exported functions --------------------------------------------------------*/
  516. /** @addtogroup FMPI2C_Exported_Functions
  517. * @{
  518. */
  519. /** @addtogroup FMPI2C_Exported_Functions_Group1 Initialization and de-initialization functions
  520. * @{
  521. */
  522. /* Initialization and de-initialization functions******************************/
  523. HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c);
  524. HAL_StatusTypeDef HAL_FMPI2C_DeInit(FMPI2C_HandleTypeDef *hfmpi2c);
  525. void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef *hfmpi2c);
  526. void HAL_FMPI2C_MspDeInit(FMPI2C_HandleTypeDef *hfmpi2c);
  527. /* Callbacks Register/UnRegister functions ***********************************/
  528. #if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  529. HAL_StatusTypeDef HAL_FMPI2C_RegisterCallback(FMPI2C_HandleTypeDef *hfmpi2c, HAL_FMPI2C_CallbackIDTypeDef CallbackID,
  530. pFMPI2C_CallbackTypeDef pCallback);
  531. HAL_StatusTypeDef HAL_FMPI2C_UnRegisterCallback(FMPI2C_HandleTypeDef *hfmpi2c, HAL_FMPI2C_CallbackIDTypeDef CallbackID);
  532. HAL_StatusTypeDef HAL_FMPI2C_RegisterAddrCallback(FMPI2C_HandleTypeDef *hfmpi2c, pFMPI2C_AddrCallbackTypeDef pCallback);
  533. HAL_StatusTypeDef HAL_FMPI2C_UnRegisterAddrCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  534. #endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  535. /**
  536. * @}
  537. */
  538. /** @addtogroup FMPI2C_Exported_Functions_Group2 Input and Output operation functions
  539. * @{
  540. */
  541. /* IO operation functions ****************************************************/
  542. /******* Blocking mode: Polling */
  543. HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  544. uint16_t Size, uint32_t Timeout);
  545. HAL_StatusTypeDef HAL_FMPI2C_Master_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  546. uint16_t Size, uint32_t Timeout);
  547. HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  548. uint32_t Timeout);
  549. HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  550. uint32_t Timeout);
  551. HAL_StatusTypeDef HAL_FMPI2C_Mem_Write(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  552. uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  553. HAL_StatusTypeDef HAL_FMPI2C_Mem_Read(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  554. uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  555. HAL_StatusTypeDef HAL_FMPI2C_IsDeviceReady(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint32_t Trials,
  556. uint32_t Timeout);
  557. /******* Non-Blocking mode: Interrupt */
  558. HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  559. uint16_t Size);
  560. HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  561. uint16_t Size);
  562. HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size);
  563. HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size);
  564. HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  565. uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
  566. HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  567. uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
  568. HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  569. uint16_t Size, uint32_t XferOptions);
  570. HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  571. uint16_t Size, uint32_t XferOptions);
  572. HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  573. uint32_t XferOptions);
  574. HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  575. uint32_t XferOptions);
  576. HAL_StatusTypeDef HAL_FMPI2C_EnableListen_IT(FMPI2C_HandleTypeDef *hfmpi2c);
  577. HAL_StatusTypeDef HAL_FMPI2C_DisableListen_IT(FMPI2C_HandleTypeDef *hfmpi2c);
  578. HAL_StatusTypeDef HAL_FMPI2C_Master_Abort_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress);
  579. /******* Non-Blocking mode: DMA */
  580. HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  581. uint16_t Size);
  582. HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  583. uint16_t Size);
  584. HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size);
  585. HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size);
  586. HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  587. uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
  588. HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
  589. uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
  590. HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  591. uint16_t Size, uint32_t XferOptions);
  592. HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
  593. uint16_t Size, uint32_t XferOptions);
  594. HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  595. uint32_t XferOptions);
  596. HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
  597. uint32_t XferOptions);
  598. /**
  599. * @}
  600. */
  601. /** @addtogroup FMPI2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
  602. * @{
  603. */
  604. /******* FMPI2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */
  605. void HAL_FMPI2C_EV_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c);
  606. void HAL_FMPI2C_ER_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c);
  607. void HAL_FMPI2C_MasterTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  608. void HAL_FMPI2C_MasterRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  609. void HAL_FMPI2C_SlaveTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  610. void HAL_FMPI2C_SlaveRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  611. void HAL_FMPI2C_AddrCallback(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t TransferDirection, uint16_t AddrMatchCode);
  612. void HAL_FMPI2C_ListenCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  613. void HAL_FMPI2C_MemTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  614. void HAL_FMPI2C_MemRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  615. void HAL_FMPI2C_ErrorCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  616. void HAL_FMPI2C_AbortCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c);
  617. /**
  618. * @}
  619. */
  620. /** @addtogroup FMPI2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions
  621. * @{
  622. */
  623. /* Peripheral State, Mode and Error functions *********************************/
  624. HAL_FMPI2C_StateTypeDef HAL_FMPI2C_GetState(FMPI2C_HandleTypeDef *hfmpi2c);
  625. HAL_FMPI2C_ModeTypeDef HAL_FMPI2C_GetMode(FMPI2C_HandleTypeDef *hfmpi2c);
  626. uint32_t HAL_FMPI2C_GetError(FMPI2C_HandleTypeDef *hfmpi2c);
  627. /**
  628. * @}
  629. */
  630. /**
  631. * @}
  632. */
  633. /* Private constants ---------------------------------------------------------*/
  634. /** @defgroup FMPI2C_Private_Constants FMPI2C Private Constants
  635. * @{
  636. */
  637. /**
  638. * @}
  639. */
  640. /* Private macros ------------------------------------------------------------*/
  641. /** @defgroup FMPI2C_Private_Macro FMPI2C Private Macros
  642. * @{
  643. */
  644. #define IS_FMPI2C_ADDRESSING_MODE(MODE) (((MODE) == FMPI2C_ADDRESSINGMODE_7BIT) || \
  645. ((MODE) == FMPI2C_ADDRESSINGMODE_10BIT))
  646. #define IS_FMPI2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == FMPI2C_DUALADDRESS_DISABLE) || \
  647. ((ADDRESS) == FMPI2C_DUALADDRESS_ENABLE))
  648. #define IS_FMPI2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == FMPI2C_OA2_NOMASK) || \
  649. ((MASK) == FMPI2C_OA2_MASK01) || \
  650. ((MASK) == FMPI2C_OA2_MASK02) || \
  651. ((MASK) == FMPI2C_OA2_MASK03) || \
  652. ((MASK) == FMPI2C_OA2_MASK04) || \
  653. ((MASK) == FMPI2C_OA2_MASK05) || \
  654. ((MASK) == FMPI2C_OA2_MASK06) || \
  655. ((MASK) == FMPI2C_OA2_MASK07))
  656. #define IS_FMPI2C_GENERAL_CALL(CALL) (((CALL) == FMPI2C_GENERALCALL_DISABLE) || \
  657. ((CALL) == FMPI2C_GENERALCALL_ENABLE))
  658. #define IS_FMPI2C_NO_STRETCH(STRETCH) (((STRETCH) == FMPI2C_NOSTRETCH_DISABLE) || \
  659. ((STRETCH) == FMPI2C_NOSTRETCH_ENABLE))
  660. #define IS_FMPI2C_MEMADD_SIZE(SIZE) (((SIZE) == FMPI2C_MEMADD_SIZE_8BIT) || \
  661. ((SIZE) == FMPI2C_MEMADD_SIZE_16BIT))
  662. #define IS_TRANSFER_MODE(MODE) (((MODE) == FMPI2C_RELOAD_MODE) || \
  663. ((MODE) == FMPI2C_AUTOEND_MODE) || \
  664. ((MODE) == FMPI2C_SOFTEND_MODE))
  665. #define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == FMPI2C_GENERATE_STOP) || \
  666. ((REQUEST) == FMPI2C_GENERATE_START_READ) || \
  667. ((REQUEST) == FMPI2C_GENERATE_START_WRITE) || \
  668. ((REQUEST) == FMPI2C_NO_STARTSTOP))
  669. #define IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == FMPI2C_FIRST_FRAME) || \
  670. ((REQUEST) == FMPI2C_FIRST_AND_NEXT_FRAME) || \
  671. ((REQUEST) == FMPI2C_NEXT_FRAME) || \
  672. ((REQUEST) == FMPI2C_FIRST_AND_LAST_FRAME) || \
  673. ((REQUEST) == FMPI2C_LAST_FRAME) || \
  674. ((REQUEST) == FMPI2C_LAST_FRAME_NO_STOP) || \
  675. IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST))
  676. #define IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == FMPI2C_OTHER_FRAME) || \
  677. ((REQUEST) == FMPI2C_OTHER_AND_LAST_FRAME))
  678. #define FMPI2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= \
  679. (uint32_t)~((uint32_t)(FMPI2C_CR2_SADD | FMPI2C_CR2_HEAD10R | \
  680. FMPI2C_CR2_NBYTES | FMPI2C_CR2_RELOAD | \
  681. FMPI2C_CR2_RD_WRN)))
  682. #define FMPI2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & FMPI2C_ISR_ADDCODE) \
  683. >> 16U))
  684. #define FMPI2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & FMPI2C_ISR_DIR) \
  685. >> 16U))
  686. #define FMPI2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & FMPI2C_CR2_AUTOEND)
  687. #define FMPI2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & FMPI2C_OAR1_OA1))
  688. #define FMPI2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & FMPI2C_OAR2_OA2))
  689. #define IS_FMPI2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU)
  690. #define IS_FMPI2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU)
  691. #define FMPI2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & \
  692. (uint16_t)(0xFF00U))) >> 8U)))
  693. #define FMPI2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU))))
  694. #define FMPI2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == FMPI2C_ADDRESSINGMODE_7BIT) ? \
  695. (uint32_t)((((uint32_t)(__ADDRESS__) & (FMPI2C_CR2_SADD)) | \
  696. (FMPI2C_CR2_START) | (FMPI2C_CR2_AUTOEND)) & \
  697. (~FMPI2C_CR2_RD_WRN)) : \
  698. (uint32_t)((((uint32_t)(__ADDRESS__) & (FMPI2C_CR2_SADD)) | \
  699. (FMPI2C_CR2_ADD10) | (FMPI2C_CR2_START)) & \
  700. (~FMPI2C_CR2_RD_WRN)))
  701. #define FMPI2C_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & FMPI2C_FLAG_MASK)) == \
  702. ((__FLAG__) & FMPI2C_FLAG_MASK)) ? SET : RESET)
  703. #define FMPI2C_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET)
  704. /**
  705. * @}
  706. */
  707. /* Private Functions ---------------------------------------------------------*/
  708. /** @defgroup FMPI2C_Private_Functions FMPI2C Private Functions
  709. * @{
  710. */
  711. /* Private functions are defined in stm32f4xx_hal_fmpi2c.c file */
  712. /**
  713. * @}
  714. */
  715. /**
  716. * @}
  717. */
  718. /**
  719. * @}
  720. */
  721. #endif /* FMPI2C_CR1_PE */
  722. #ifdef __cplusplus
  723. }
  724. #endif
  725. #endif /* STM32F4xx_HAL_FMPI2C_H */
  726. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/