diff --git a/Core/Inc/main.h b/Core/Inc/main.h
index 4b547ee..24a0f3d 100644
--- a/Core/Inc/main.h
+++ b/Core/Inc/main.h
@@ -1,83 +1,49 @@
-/* USER CODE BEGIN Header */
/**
- ******************************************************************************
- * @file : main.h
- * @brief : Header for main.c file.
- * This file contains the common defines of the application.
- ******************************************************************************
- * @attention
- *
- * © Copyright (c) 2026 STMicroelectronics.
- * All rights reserved.
- *
- * This software component is licensed by ST under BSD 3-Clause license,
- * the "License"; You may not use this file except in compliance with the
- * License. You may obtain a copy of the License at:
- * opensource.org/licenses/BSD-3-Clause
- *
- ******************************************************************************
- */
-/* USER CODE END Header */
-
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __MAIN_H
-#define __MAIN_H
+ * @file main.h
+ * @brief 主程序公共定义和 PLC 输出引脚映射。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 将线圈 0 至 7 映射到 Q0 至 Q7。
+ */
+
+#ifndef MAIN_H
+#define MAIN_H
#ifdef __cplusplus
extern "C" {
#endif
-/* Includes ------------------------------------------------------------------*/
#include "stm32f4xx_hal.h"
-/* Private includes ----------------------------------------------------------*/
-/* USER CODE BEGIN Includes */
-#include
-#include
-#include
-/* USER CODE END Includes */
-
-/* Exported types ------------------------------------------------------------*/
-/* USER CODE BEGIN ET */
-
-/* USER CODE END ET */
-
-/* Exported constants --------------------------------------------------------*/
-/* USER CODE BEGIN EC */
+#include "app_cfg.h"
+#include "os_cfg.h"
+#include "ucos_ii.h"
+
+extern UART_HandleTypeDef Uart1Handle;
+
+#define PLC_Q0_PORT (GPIOF)
+#define PLC_Q0_PIN (GPIO_PIN_6)
+#define PLC_Q1_PORT (GPIOF)
+#define PLC_Q1_PIN (GPIO_PIN_8)
+#define PLC_Q2_PORT (GPIOF)
+#define PLC_Q2_PIN (GPIO_PIN_7)
+#define PLC_Q3_PORT (GPIOF)
+#define PLC_Q3_PIN (GPIO_PIN_9)
+#define PLC_Q4_PORT (GPIOI)
+#define PLC_Q4_PIN (GPIO_PIN_8)
+#define PLC_Q5_PORT (GPIOE)
+#define PLC_Q5_PIN (GPIO_PIN_6)
+#define PLC_Q6_PORT (GPIOE)
+#define PLC_Q6_PIN (GPIO_PIN_5)
+#define PLC_Q7_PORT (GPIOE)
+#define PLC_Q7_PIN (GPIO_PIN_4)
-/* USER CODE END EC */
-
-/* Exported macro ------------------------------------------------------------*/
-/* USER CODE BEGIN EM */
-
-/* USER CODE END EM */
-
-/* Exported functions prototypes ---------------------------------------------*/
void Error_Handler(void);
-/* USER CODE BEGIN EFP */
-
-/* USER CODE END EFP */
-
-/* USER CODE BEGIN ET */
-extern UART_HandleTypeDef huart1;
-/* USER CODE END ET */
-
-/* Private defines -----------------------------------------------------------*/
-/* USER CODE BEGIN Private defines */
-
-#define LED_GPIO_PORT GPIOF
-#define LED_GPIO_PIN GPIO_PIN_6
-#define LED_ON() HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_RESET)
-#define LED_OFF() HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_SET)
-#define LED_TOGGLE() HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_GPIO_PIN)
-
-/* USER CODE END Private defines */
-
#ifdef __cplusplus
}
#endif
-#endif /* __MAIN_H */
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+#endif
diff --git a/Core/Inc/stm32f4xx_it.h b/Core/Inc/stm32f4xx_it.h
index abaff50..91ff94f 100644
--- a/Core/Inc/stm32f4xx_it.h
+++ b/Core/Inc/stm32f4xx_it.h
@@ -56,6 +56,7 @@ void SVC_Handler(void);
void DebugMon_Handler(void);
void PendSV_Handler(void);
void SysTick_Handler(void);
+void USART1_IRQHandler(void);
/* USER CODE BEGIN EFP */
/* USER CODE END EFP */
diff --git a/Core/Modbus/modbus.c b/Core/Modbus/modbus.c
index 23f5d48..ac46d0e 100644
--- a/Core/Modbus/modbus.c
+++ b/Core/Modbus/modbus.c
@@ -1,315 +1,872 @@
-/*
-*********************************************************************************************************
-* MODBUS RTU SLAVE PROTOCOL
-*
-* Filename : modbus.c
-*********************************************************************************************************
-*/
+/**
+ * @file modbus.c
+ * @brief Modbus RTU 从站协议实现。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 增加严格 RTU 校验和广播处理。
+ */
#include "modbus.h"
-/* Modbus CRC16 高位表 */
-static const uint8_t Modbus_CRCHiTable[] = {
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
- 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
- 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
- 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
- 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
- 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40,
- 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
- 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
- 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40,
- 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
- 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
- 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
- 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
- 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
- 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
- 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
- 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40
-};
-
-/* Modbus CRC16 低位表 */
-static const uint8_t Modbus_CRCLoTable[] = {
- 0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2, 0xC6, 0x06,
- 0x07, 0xC7, 0x05, 0xC5, 0xC4, 0x04, 0xCC, 0x0C, 0x0D, 0xCD,
- 0x0F, 0xCF, 0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09,
- 0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A,
- 0x1E, 0xDE, 0xDF, 0x1F, 0xDD, 0x1D, 0x1C, 0xDC, 0x14, 0xD4,
- 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12, 0x13, 0xD3,
- 0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3,
- 0xF2, 0x32, 0x36, 0xF6, 0xF7, 0x37, 0xF5, 0x35, 0x34, 0xF4,
- 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE, 0xFA, 0x3A,
- 0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28, 0xE8, 0xE9, 0x29,
- 0xEB, 0x2B, 0x2A, 0xEA, 0xEE, 0x2E, 0x2F, 0xEF, 0x2D, 0xED,
- 0xEC, 0x2C, 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26,
- 0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0, 0xA0, 0x60,
- 0x61, 0xA1, 0x63, 0xA3, 0xA2, 0x62, 0x66, 0xA6, 0xA7, 0x67,
- 0xA5, 0x65, 0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F,
- 0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68,
- 0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA, 0xBE, 0x7E,
- 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5,
- 0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71,
- 0x70, 0xB0, 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92,
- 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C,
- 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B,
- 0x99, 0x59, 0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B,
- 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
- 0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
- 0x43, 0x83, 0x41, 0x81, 0x80, 0x40
-};
-
-
-/*
-*********************************************************************************************************
-* CRC16 计算
-*********************************************************************************************************
-*/
-uint16_t Modbus_CRC16 (uint8_t *buf, uint16_t len)
+#define MODBUS_RTU_ADDRESS_INDEX (0U)
+#define MODBUS_RTU_FUNCTION_INDEX (1U)
+#define MODBUS_RTU_DATA_INDEX (2U)
+#define MODBUS_RTU_BYTE_COUNT_INDEX (6U)
+#define MODBUS_RTU_WRITE_DATA_INDEX (7U)
+#define MODBUS_RTU_EXCEPTION_MASK (0x80U)
+#define MODBUS_RTU_CRC_INIT (0xFFFFU)
+#define MODBUS_RTU_CRC_POLYNOMIAL (0xA001U)
+#define MODBUS_BITS_PER_BYTE (8U)
+#define MODBUS_INITIAL_ON_COIL_COUNT (3U)
+
+typedef enum {
+ MODBUS_REQUEST_OK = 0,
+ MODBUS_REQUEST_ILLEGAL_ADDRESS = MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR,
+ MODBUS_REQUEST_ILLEGAL_VALUE = MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE
+} MODBUS_REQUEST_RESULT;
+
+/**
+ * @brief 判断地址是否为有效的单播从站地址。
+ * @param[in] slaveAddress 待校验的从站地址。
+ * @return 地址有效时返回 1，否则返回 0。
+ */
+static uint8_t ModbusIsUnicastAddress(uint8_t slaveAddress)
{
- uint8_t crc_hi = 0xFFu;
- uint8_t crc_lo = 0xFFu;
- uint16_t i;
- uint8_t idx;
+ if ((slaveAddress < MODBUS_SLAVE_ADDRESS_MIN)
+ || (slaveAddress > MODBUS_SLAVE_ADDRESS_MAX)) {
+ return 0U;
+ }
+
+ return 1U;
+}
- for (i = 0u; i < len; i++) {
- idx = crc_hi ^ buf[i];
- crc_hi = crc_lo ^ Modbus_CRCHiTable[idx];
- crc_lo = Modbus_CRCLoTable[idx];
+/**
+ * @brief 判断地址范围是否位于 Modbus 数据区内。
+ * @param[in] startAddress 范围内的首个地址。
+ * @param[in] dataCount 连续数据点数量。
+ * @return 地址范围有效时返回 1，否则返回 0。
+ */
+static uint8_t ModbusIsDataRangeValid(uint16_t startAddress,
+ uint16_t dataCount)
+{
+ if ((dataCount == 0U) || (startAddress > MODBUS_DATA_ADDRESS_MAX)) {
+ return 0U;
}
- return ((uint16_t)crc_hi << 8u) | (uint16_t)crc_lo;
+ if (dataCount > (MODBUS_DATA_POINT_COUNT - startAddress)) {
+ return 0U;
+ }
+
+ return 1U;
+}
+
+/**
+ * @brief 从 Modbus ADU 中读取一个大端序 16 位数值。
+ * @param[in] buffer 数据缓冲区。
+ * @return 解析得到的 16 位数值。
+ */
+static uint16_t ModbusReadU16(const uint8_t *buffer)
+{
+ uint16_t value;
+
+ value = ((uint16_t)buffer[0] << 8U) | (uint16_t)buffer[1];
+
+ return value;
}
+/**
+ * @brief 向 Modbus ADU 中写入一个大端序 16 位数值。
+ * @param[out] buffer 数据缓冲区。
+ * @param[in] value 待写入的 16 位数值。
+ */
+static void ModbusWriteU16(uint8_t *buffer, uint16_t value)
+{
+ buffer[0] = (uint8_t)(value >> 8U);
+ buffer[1] = (uint8_t)(value & 0x00FFU);
+}
-/*
-*********************************************************************************************************
-* 从站初始化
-*********************************************************************************************************
-*/
-void Modbus_SlaveInit (Modbus_Slave_t *slave, uint8_t addr)
+/**
+ * @brief 在 ADU 尾部追加 Modbus CRC 校验字段。
+ * @param[in,out] buffer ADU 缓冲区。
+ * @param[in] capacity ADU 缓冲区容量，单位为字节。
+ * @param[in,out] length 追加 CRC 前的 ADU 有效载荷长度。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+static MODBUS_STATUS ModbusAppendCrc(uint8_t *buffer, uint16_t capacity,
+ uint16_t *length)
{
- uint16_t i;
+ uint16_t crcValue;
- slave->slave_addr = addr;
+ if ((buffer == NULL) || (length == NULL)) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
- /* 清空保持寄存器 */
- for (i = 0u; i < MODBUS_REG_COUNT; i++) {
- slave->holding_regs[i] = 0u;
+ if ((capacity < MODBUS_RTU_CRC_LENGTH)
+ || (*length > (capacity - MODBUS_RTU_CRC_LENGTH))) {
+ return MODBUS_STATUS_FRAME_ERROR;
}
- /* 设置默认测试值 */
- slave->holding_regs[0] = 0x1234u; /* 寄存器 0: 0x1234 */
- slave->holding_regs[1] = 0x5678u; /* 寄存器 1: 0x5678 */
+ crcValue = ModbusCrc16(buffer, *length);
+ buffer[*length] = (uint8_t)(crcValue & 0x00FFU);
+ buffer[*length + 1U] = (uint8_t)(crcValue >> 8U);
+ *length += MODBUS_RTU_CRC_LENGTH;
+
+ return MODBUS_STATUS_OK;
}
+/**
+ * @brief 校验完整 Modbus RTU ADU 的 CRC 字段。
+ * @param[in] buffer 完整的 ADU 缓冲区。
+ * @param[in] length 完整 ADU 长度，单位为字节。
+ * @return 校验成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+static MODBUS_STATUS ModbusValidateCrc(const uint8_t *buffer, uint16_t length)
+{
+ uint16_t expectedCrc;
+ uint16_t actualCrc;
+
+ if (buffer == NULL) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
-/*
-*********************************************************************************************************
-* Modbus 帧处理 (从站)
-*
-* 返回: 0 = 成功
-* -1 = 帧错误(不回复)
-* 1 = 异常响应
-*********************************************************************************************************
-*/
-int8_t Modbus_ProcessFrame (Modbus_Slave_t *slave,
- uint8_t *rx_buf, uint16_t rx_len,
- uint8_t *tx_buf, uint16_t *tx_len)
+ if (length < MODBUS_RTU_ADU_MIN_LENGTH) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
+
+ expectedCrc = ModbusCrc16(buffer, length - MODBUS_RTU_CRC_LENGTH);
+ actualCrc = (uint16_t)buffer[length - MODBUS_RTU_CRC_LENGTH]
+ | ((uint16_t)buffer[length - 1U] << 8U);
+ if (actualCrc != expectedCrc) {
+ return MODBUS_STATUS_CRC_ERROR;
+ }
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 组建 Modbus 异常响应 ADU。
+ * @param[in] slaveAddress 响应使用的从站地址。
+ * @param[in] functionCode 请求失败时的功能码。
+ * @param[in] exceptionCode Modbus 异常码。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量，单位为字节。
+ * @param[out] txLength 生成的响应长度，单位为字节。
+ * @return 成功返回 MODBUS_STATUS_EXCEPTION，否则返回错误状态。
+ */
+static MODBUS_STATUS ModbusBuildException(uint8_t slaveAddress,
+ uint8_t functionCode,
+ uint8_t exceptionCode,
+ uint8_t *txBuffer,
+ uint16_t txCapacity,
+ uint16_t *txLength)
{
- uint8_t slave_addr;
- uint8_t func_code;
- uint16_t crc_rx;
- uint16_t crc_calc;
- uint16_t reg_addr;
- uint16_t reg_count;
- uint16_t byte_cnt;
- uint16_t i;
- uint16_t val;
-
- *tx_len = 0u;
-
- /* 帧至少需要 4 字节: 地址 + 功能码 + CRC(2) */
- if (rx_len < 4u) {
- return -1;
- }
-
- /* CRC 校验 */
- crc_calc = Modbus_CRC16(rx_buf, rx_len - 2u);
- crc_rx = ((uint16_t)rx_buf[rx_len - 2u] << 8u) |
- (uint16_t)rx_buf[rx_len - 1u];
- if (crc_calc != crc_rx) {
- return -1;
- }
-
- slave_addr = rx_buf[0];
- func_code = rx_buf[1];
-
- /* 地址不匹配，不响应 */
- if (slave_addr != slave->slave_addr && slave_addr != 0u) {
- return -1;
- }
-
- switch (func_code) {
-
- /*
- *****************************************************************************
- * 功能码 0x03: 读保持寄存器
- * 请求: ADDR FC START_H START_L COUNT_H COUNT_L CRC_L CRC_H
- * 响应: ADDR FC BYTE_CNT DATA_H DATA_L ... CRC_L CRC_H
- *****************************************************************************
- */
- case MODBUS_FC_READ_HOLDING_REGS:
- if (rx_len != 8u) {
- goto exception_illegal_data_val;
- }
+ MODBUS_STATUS status;
- reg_addr = ((uint16_t)rx_buf[2] << 8u) | (uint16_t)rx_buf[3];
- reg_count = ((uint16_t)rx_buf[4] << 8u) | (uint16_t)rx_buf[5];
+ if ((txBuffer == NULL) || (txLength == NULL)) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
- if (reg_count == 0u || reg_count > 125u) {
- goto exception_illegal_data_val;
- }
- if ((reg_addr + reg_count) > MODBUS_REG_COUNT) {
- goto exception_illegal_data_addr;
- }
+ if (txCapacity < MODBUS_RTU_EXCEPTION_LENGTH) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
- /* 构建响应 */
- byte_cnt = reg_count * 2u;
- tx_buf[0] = slave->slave_addr;
- tx_buf[1] = func_code;
- tx_buf[2] = (uint8_t)byte_cnt;
+ txBuffer[MODBUS_RTU_ADDRESS_INDEX] = slaveAddress;
+ txBuffer[MODBUS_RTU_FUNCTION_INDEX] = functionCode
+ | MODBUS_RTU_EXCEPTION_MASK;
+ txBuffer[MODBUS_RTU_DATA_INDEX] = exceptionCode;
+ *txLength = MODBUS_RTU_DATA_INDEX + 1U;
+ status = ModbusAppendCrc(txBuffer, txCapacity, txLength);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- for (i = 0u; i < reg_count; i++) {
- val = slave->holding_regs[reg_addr + i];
- tx_buf[3u + i * 2u] = (uint8_t)(val >> 8u);
- tx_buf[3u + i * 2u + 1u] = (uint8_t)(val & 0xFFu);
- }
+ return MODBUS_STATUS_EXCEPTION;
+}
- *tx_len = 3u + byte_cnt;
- break;
-
- /*
- *****************************************************************************
- * 功能码 0x06: 写单个寄存器
- * 请求: ADDR FC REG_H REG_L DATA_H DATA_L CRC_L CRC_H
- * 响应: 回显请求
- *****************************************************************************
- */
- case MODBUS_FC_WRITE_SINGLE_REG:
- if (rx_len != 8u) {
- goto exception_illegal_data_val;
- }
+/**
+ * @brief 从压缩存储区读取一个线圈位。
+ * @param[in] slave 从站数据对象。
+ * @param[in] address 线圈地址。
+ * @return 线圈值，0 表示关闭，1 表示开启。
+ */
+static uint8_t ModbusReadCoilBit(const MODBUS_SLAVE *slave, uint16_t address)
+{
+ uint16_t byteIndex;
+ uint8_t bitIndex;
+ uint8_t value;
- reg_addr = ((uint16_t)rx_buf[2] << 8u) | (uint16_t)rx_buf[3];
- val = ((uint16_t)rx_buf[4] << 8u) | (uint16_t)rx_buf[5];
+ byteIndex = address / MODBUS_BITS_PER_BYTE;
+ bitIndex = (uint8_t)(address % MODBUS_BITS_PER_BYTE);
+ value = (uint8_t)((slave->coilStorage[byteIndex] >> bitIndex) & 0x01U);
- if (reg_addr >= MODBUS_REG_COUNT) {
- goto exception_illegal_data_addr;
- }
+ return value;
+}
+
+/**
+ * @brief 向压缩存储区写入一个线圈位。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] address 线圈地址。
+ * @param[in] value 线圈值，0 表示关闭，非 0 表示开启。
+ */
+static void ModbusWriteCoilBit(MODBUS_SLAVE *slave, uint16_t address,
+ uint8_t value)
+{
+ uint16_t byteIndex;
+ uint8_t bitIndex;
+ uint8_t bitMask;
+
+ byteIndex = address / MODBUS_BITS_PER_BYTE;
+ bitIndex = (uint8_t)(address % MODBUS_BITS_PER_BYTE);
+ bitMask = (uint8_t)(1U << bitIndex);
+ if (value != 0U) {
+ slave->coilStorage[byteIndex] |= bitMask;
+ }
+ else {
+ slave->coilStorage[byteIndex] &= (uint8_t)(~bitMask);
+ }
+}
- slave->holding_regs[reg_addr] = val;
+/**
+ * @brief 组建读取线圈的响应帧。
+ * @param[in] slave 从站数据对象。
+ * @param[in] startAddress 首个线圈地址。
+ * @param[in] coilCount 待读取的线圈数量。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量，单位为字节。
+ * @param[out] txLength 生成的响应长度，单位为字节。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusBuildReadCoilsResponse(
+ const MODBUS_SLAVE *slave, uint16_t startAddress, uint16_t coilCount,
+ uint8_t *txBuffer, uint16_t txCapacity, uint16_t *txLength)
+{
+ MODBUS_STATUS status;
+ uint16_t byteCount;
+ uint16_t coilOffset;
+ uint16_t byteIndex;
- /* 回显请求帧 */
- for (i = 0u; i < rx_len; i++) {
- tx_buf[i] = rx_buf[i];
- }
- *tx_len = rx_len;
- break;
-
- /*
- *****************************************************************************
- * 功能码 0x10: 写多个寄存器
- * 请求: ADDR FC START_H START_L COUNT_H COUNT_L BYTE_CNT DATA... CRC
- * 响应: ADDR FC START_H START_L COUNT_H COUNT_L CRC
- *****************************************************************************
- */
- case MODBUS_FC_WRITE_MULTIPLE_REGS:
- if (rx_len < 9u) {
- goto exception_illegal_data_val;
- }
+ if ((coilCount == 0U) || (coilCount > MODBUS_MAX_READ_COIL_COUNT)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
- reg_addr = ((uint16_t)rx_buf[2] << 8u) | (uint16_t)rx_buf[3];
- reg_count = ((uint16_t)rx_buf[4] << 8u) | (uint16_t)rx_buf[5];
- byte_cnt = (uint16_t)rx_buf[6];
+ if (ModbusIsDataRangeValid(startAddress, coilCount) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
- if (reg_count == 0u || reg_count > 123u) {
- goto exception_illegal_data_val;
- }
- if (byte_cnt != (reg_count * 2u)) {
- goto exception_illegal_data_val;
+ byteCount = (coilCount + 7U) / MODBUS_BITS_PER_BYTE;
+ if (txCapacity < (3U + byteCount + MODBUS_RTU_CRC_LENGTH)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ txBuffer[MODBUS_RTU_ADDRESS_INDEX] = slave->slaveAddress;
+ txBuffer[MODBUS_RTU_FUNCTION_INDEX] = MODBUS_FC_READ_COILS;
+ txBuffer[MODBUS_RTU_DATA_INDEX] = (uint8_t)byteCount;
+ for (byteIndex = 0U; byteIndex < byteCount; byteIndex++) {
+ txBuffer[3U + byteIndex] = 0U;
+ }
+
+ for (coilOffset = 0U; coilOffset < coilCount; coilOffset++) {
+ if (ModbusReadCoilBit(slave, startAddress + coilOffset) != 0U) {
+ byteIndex = coilOffset / MODBUS_BITS_PER_BYTE;
+ txBuffer[3U + byteIndex] |= (uint8_t)(1U
+ << (coilOffset % MODBUS_BITS_PER_BYTE));
}
- if ((reg_addr + reg_count) > MODBUS_REG_COUNT) {
- goto exception_illegal_data_addr;
+ }
+
+ *txLength = 3U + byteCount;
+ status = ModbusAppendCrc(txBuffer, txCapacity, txLength);
+ if (status != MODBUS_STATUS_OK) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 组建读取保持寄存器的响应帧。
+ * @param[in] slave 从站数据对象。
+ * @param[in] startAddress 首个保持寄存器地址。
+ * @param[in] registerCount 待读取的保持寄存器数量。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量，单位为字节。
+ * @param[out] txLength 生成的响应长度，单位为字节。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusBuildReadRegistersResponse(
+ const MODBUS_SLAVE *slave, uint16_t startAddress,
+ uint16_t registerCount, uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ MODBUS_STATUS status;
+ uint16_t byteCount;
+ uint16_t registerOffset;
+
+ if ((registerCount == 0U)
+ || (registerCount > MODBUS_MAX_READ_REGISTER_COUNT)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (ModbusIsDataRangeValid(startAddress, registerCount) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
+
+ byteCount = registerCount * 2U;
+ if (txCapacity < (3U + byteCount + MODBUS_RTU_CRC_LENGTH)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ txBuffer[MODBUS_RTU_ADDRESS_INDEX] = slave->slaveAddress;
+ txBuffer[MODBUS_RTU_FUNCTION_INDEX] = MODBUS_FC_READ_HOLDING_REGS;
+ txBuffer[MODBUS_RTU_DATA_INDEX] = (uint8_t)byteCount;
+ for (registerOffset = 0U; registerOffset < registerCount;
+ registerOffset++) {
+ ModbusWriteU16(&txBuffer[3U + (registerOffset * 2U)],
+ slave->holdingRegisters[startAddress + registerOffset]);
+ }
+
+ *txLength = 3U + byteCount;
+ status = ModbusAppendCrc(txBuffer, txCapacity, txLength);
+ if (status != MODBUS_STATUS_OK) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 处理写单个线圈请求。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度。
+ * @param[in] isBroadcast 广播请求时为 1，否则为 0。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量。
+ * @param[out] txLength 生成的响应长度。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusProcessWriteSingleCoil(
+ MODBUS_SLAVE *slave, const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t isBroadcast, uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ uint16_t address;
+ uint16_t coilValue;
+ uint16_t index;
+
+ if (rxLength != MODBUS_RTU_READ_REQUEST_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ address = ModbusReadU16(&rxBuffer[2U]);
+ coilValue = ModbusReadU16(&rxBuffer[4U]);
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
+
+ if ((coilValue != MODBUS_COIL_ON_VALUE)
+ && (coilValue != MODBUS_COIL_OFF_VALUE)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ ModbusWriteCoilBit(slave, address, (uint8_t)(coilValue != 0U));
+ if (isBroadcast != 0U) {
+ *txLength = 0U;
+ return MODBUS_REQUEST_OK;
+ }
+
+ if (txCapacity < MODBUS_RTU_WRITE_RESPONSE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ for (index = 0U; index < rxLength; index++) {
+ txBuffer[index] = rxBuffer[index];
+ }
+ *txLength = rxLength;
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 处理写单个保持寄存器请求。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度。
+ * @param[in] isBroadcast 广播请求时为 1，否则为 0。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量。
+ * @param[out] txLength 生成的响应长度。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusProcessWriteSingleRegister(
+ MODBUS_SLAVE *slave, const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t isBroadcast, uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ uint16_t address;
+ uint16_t index;
+
+ if (rxLength != MODBUS_RTU_READ_REQUEST_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ address = ModbusReadU16(&rxBuffer[2U]);
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
+
+ slave->holdingRegisters[address] = ModbusReadU16(&rxBuffer[4U]);
+ if (isBroadcast != 0U) {
+ *txLength = 0U;
+ return MODBUS_REQUEST_OK;
+ }
+
+ if (txCapacity < MODBUS_RTU_WRITE_RESPONSE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ for (index = 0U; index < rxLength; index++) {
+ txBuffer[index] = rxBuffer[index];
+ }
+ *txLength = rxLength;
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 处理写多个线圈请求。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度。
+ * @param[in] isBroadcast 广播请求时为 1，否则为 0。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量。
+ * @param[out] txLength 生成的响应长度。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusProcessWriteMultipleCoils(
+ MODBUS_SLAVE *slave, const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t isBroadcast, uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ uint16_t address;
+ uint16_t coilCount;
+ uint16_t byteCount;
+ uint16_t coilOffset;
+ uint8_t coilValue;
+
+ if (rxLength < MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ address = ModbusReadU16(&rxBuffer[2U]);
+ coilCount = ModbusReadU16(&rxBuffer[4U]);
+ byteCount = rxBuffer[MODBUS_RTU_BYTE_COUNT_INDEX];
+ if ((coilCount == 0U) || (coilCount > MODBUS_MAX_WRITE_COIL_COUNT)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (byteCount != ((coilCount + 7U) / MODBUS_BITS_PER_BYTE)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (rxLength != (MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH + byteCount)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (ModbusIsDataRangeValid(address, coilCount) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
+
+ for (coilOffset = 0U; coilOffset < coilCount; coilOffset++) {
+ coilValue = (uint8_t)((rxBuffer[MODBUS_RTU_WRITE_DATA_INDEX
+ + (coilOffset / MODBUS_BITS_PER_BYTE)]
+ >> (coilOffset % MODBUS_BITS_PER_BYTE)) & 0x01U);
+ ModbusWriteCoilBit(slave, address + coilOffset, coilValue);
+ }
+
+ if (isBroadcast != 0U) {
+ *txLength = 0U;
+ return MODBUS_REQUEST_OK;
+ }
+
+ if (txCapacity < MODBUS_RTU_WRITE_RESPONSE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ txBuffer[MODBUS_RTU_ADDRESS_INDEX] = slave->slaveAddress;
+ txBuffer[MODBUS_RTU_FUNCTION_INDEX] = MODBUS_FC_WRITE_MULTIPLE_COILS;
+ ModbusWriteU16(&txBuffer[2U], address);
+ ModbusWriteU16(&txBuffer[4U], coilCount);
+ *txLength = 6U;
+ if (ModbusAppendCrc(txBuffer, txCapacity, txLength) != MODBUS_STATUS_OK) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 处理写多个保持寄存器请求。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度。
+ * @param[in] isBroadcast 广播请求时为 1，否则为 0。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量。
+ * @param[out] txLength 生成的响应长度。
+ * @return 请求校验结果。
+ */
+static MODBUS_REQUEST_RESULT ModbusProcessWriteMultipleRegisters(
+ MODBUS_SLAVE *slave, const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t isBroadcast, uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ uint16_t address;
+ uint16_t registerCount;
+ uint16_t byteCount;
+ uint16_t registerOffset;
+
+ if (rxLength < MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ address = ModbusReadU16(&rxBuffer[2U]);
+ registerCount = ModbusReadU16(&rxBuffer[4U]);
+ byteCount = rxBuffer[MODBUS_RTU_BYTE_COUNT_INDEX];
+ if ((registerCount == 0U)
+ || (registerCount > MODBUS_MAX_WRITE_REGISTER_COUNT)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (byteCount != (registerCount * 2U)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (rxLength != (MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH + byteCount)) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ if (ModbusIsDataRangeValid(address, registerCount) == 0U) {
+ return MODBUS_REQUEST_ILLEGAL_ADDRESS;
+ }
+
+ for (registerOffset = 0U; registerOffset < registerCount;
+ registerOffset++) {
+ slave->holdingRegisters[address + registerOffset] = ModbusReadU16(
+ &rxBuffer[MODBUS_RTU_WRITE_DATA_INDEX + (registerOffset * 2U)]);
+ }
+
+ if (isBroadcast != 0U) {
+ *txLength = 0U;
+ return MODBUS_REQUEST_OK;
+ }
+
+ if (txCapacity < MODBUS_RTU_WRITE_RESPONSE_LENGTH) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ txBuffer[MODBUS_RTU_ADDRESS_INDEX] = slave->slaveAddress;
+ txBuffer[MODBUS_RTU_FUNCTION_INDEX] = MODBUS_FC_WRITE_MULTIPLE_REGS;
+ ModbusWriteU16(&txBuffer[2U], address);
+ ModbusWriteU16(&txBuffer[4U], registerCount);
+ *txLength = 6U;
+ if (ModbusAppendCrc(txBuffer, txCapacity, txLength) != MODBUS_STATUS_OK) {
+ return MODBUS_REQUEST_ILLEGAL_VALUE;
+ }
+
+ return MODBUS_REQUEST_OK;
+}
+
+/**
+ * @brief 计算 Modbus RTU 的 CRC16 校验值。
+ * @param[in] buffer 不包含 CRC 字段的数据缓冲区。
+ * @param[in] length 数据缓冲区长度，单位为字节。
+ * @return CRC16 校验值，发送时低字节在前。
+ */
+uint16_t ModbusCrc16(const uint8_t *buffer, uint16_t length)
+{
+ uint16_t crcValue;
+ uint16_t byteIndex;
+ uint8_t bitIndex;
+
+ if (buffer == NULL) {
+ return 0U;
+ }
+
+ crcValue = MODBUS_RTU_CRC_INIT;
+ for (byteIndex = 0U; byteIndex < length; byteIndex++) {
+ crcValue ^= (uint16_t)buffer[byteIndex];
+ for (bitIndex = 0U; bitIndex < MODBUS_BITS_PER_BYTE; bitIndex++) {
+ if ((crcValue & 0x0001U) != 0U) {
+ crcValue = (crcValue >> 1U) ^ MODBUS_RTU_CRC_POLYNOMIAL;
+ }
+ else {
+ crcValue >>= 1U;
+ }
}
+ }
- for (i = 0u; i < reg_count; i++) {
- val = ((uint16_t)rx_buf[7u + i * 2u] << 8u) |
- (uint16_t)rx_buf[7u + i * 2u + 1u];
- slave->holding_regs[reg_addr + i] = val;
+ return crcValue;
+}
+
+/**
+ * @brief 初始化全部从站数据点并配置从站地址。
+ * @param[out] slave 待初始化的从站数据对象。
+ * @param[in] slaveAddress 范围为 1 至 247 的单播从站地址。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+MODBUS_STATUS ModbusSlaveInit(MODBUS_SLAVE *slave, uint8_t slaveAddress)
+{
+ uint16_t registerIndex;
+ uint16_t coilByteIndex;
+ uint16_t coilAddress;
+
+ if (slave == NULL) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ if (ModbusIsUnicastAddress(slaveAddress) == 0U) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ slave->slaveAddress = slaveAddress;
+ for (registerIndex = 0U; registerIndex < MODBUS_DATA_POINT_COUNT;
+ registerIndex++) {
+ slave->holdingRegisters[registerIndex] = 0U;
+ }
+
+ for (coilByteIndex = 0U; coilByteIndex < MODBUS_COIL_STORAGE_SIZE;
+ coilByteIndex++) {
+ slave->coilStorage[coilByteIndex] = 0U;
+ }
+
+ /* 线圈按位压缩存储，初始置位线圈 0x0 至 0x2。 */
+ for (coilAddress = 0U; coilAddress < MODBUS_INITIAL_ON_COIL_COUNT;
+ coilAddress++) {
+ ModbusWriteCoilBit(slave, coilAddress, 1U);
+ }
+
+ slave->holdingRegisters[10] = 0x0000;
+ slave->holdingRegisters[11] = 0x0001;
+ slave->holdingRegisters[12] = 0x0010;
+ slave->holdingRegisters[13] = 0x0011;
+ slave->holdingRegisters[14] = 0x0100;
+ slave->holdingRegisters[15] = 0x0110;
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 从从站数据模型中读取线圈值。
+ * @param[in] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的线圈地址。
+ * @param[out] value 线圈值，0 表示关闭，1 表示开启。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+MODBUS_STATUS ModbusGetCoil(const MODBUS_SLAVE *slave, uint16_t address,
+ uint8_t *value)
+{
+ if ((slave == NULL) || (value == NULL)) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
+
+ *value = ModbusReadCoilBit(slave, address);
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 向从站数据模型中写入线圈值。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的线圈地址。
+ * @param[in] value 线圈值，0 表示关闭，非 0 表示开启。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+MODBUS_STATUS ModbusSetCoil(MODBUS_SLAVE *slave, uint16_t address,
+ uint8_t value)
+{
+ if (slave == NULL) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
+
+ ModbusWriteCoilBit(slave, address, value);
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 从从站数据模型中读取保持寄存器值。
+ * @param[in] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的保持寄存器地址。
+ * @param[out] value 保持寄存器值。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+MODBUS_STATUS ModbusGetHoldingRegister(const MODBUS_SLAVE *slave,
+ uint16_t address, uint16_t *value)
+{
+ if ((slave == NULL) || (value == NULL)) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
+
+ *value = slave->holdingRegisters[address];
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 向从站数据模型中写入保持寄存器值。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的保持寄存器地址。
+ * @param[in] value 保持寄存器值。
+ * @return 成功返回 MODBUS_STATUS_OK，否则返回错误状态。
+ */
+MODBUS_STATUS ModbusSetHoldingRegister(MODBUS_SLAVE *slave,
+ uint16_t address, uint16_t value)
+{
+ if (slave == NULL) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ if (ModbusIsDataRangeValid(address, 1U) == 0U) {
+ return MODBUS_STATUS_FRAME_ERROR;
+ }
+
+ slave->holdingRegisters[address] = value;
+
+ return MODBUS_STATUS_OK;
+}
+
+/**
+ * @brief 解析 Modbus RTU 请求并生成从站响应。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 包含 CRC 的完整请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度，单位为字节。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量，单位为字节。
+ * @param[out] txLength 生成的响应长度，单位为字节。
+ * @return 请求处理状态；广播写入请求不生成响应。
+ */
+MODBUS_STATUS ModbusProcessFrame(MODBUS_SLAVE *slave,
+ const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength)
+{
+ MODBUS_STATUS status;
+ MODBUS_REQUEST_RESULT requestResult;
+ uint8_t requestAddress;
+ uint8_t functionCode;
+ uint8_t isBroadcast;
+ uint16_t startAddress;
+ uint16_t dataCount;
+
+ if ((slave == NULL) || (rxBuffer == NULL) || (txBuffer == NULL)
+ || (txLength == NULL)) {
+ return MODBUS_STATUS_INVALID_ARGUMENT;
+ }
+
+ *txLength = 0U;
+ status = ModbusValidateCrc(rxBuffer, rxLength);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
+
+ requestAddress = rxBuffer[MODBUS_RTU_ADDRESS_INDEX];
+ if ((requestAddress != slave->slaveAddress)
+ && (requestAddress != MODBUS_BROADCAST_ADDRESS)) {
+ return MODBUS_STATUS_IGNORED;
+ }
+
+ functionCode = rxBuffer[MODBUS_RTU_FUNCTION_INDEX];
+ isBroadcast = (uint8_t)(requestAddress == MODBUS_BROADCAST_ADDRESS);
+ requestResult = MODBUS_REQUEST_OK;
+ switch (functionCode) {
+ case MODBUS_FC_READ_COILS:
+ if (isBroadcast != 0U) {
+ return MODBUS_STATUS_IGNORED;
+ }
+ if (rxLength != MODBUS_RTU_READ_REQUEST_LENGTH) {
+ requestResult = MODBUS_REQUEST_ILLEGAL_VALUE;
+ break;
+ }
+ startAddress = ModbusReadU16(&rxBuffer[2U]);
+ dataCount = ModbusReadU16(&rxBuffer[4U]);
+ requestResult = ModbusBuildReadCoilsResponse(
+ slave, startAddress, dataCount, txBuffer, txCapacity, txLength);
+ break;
+
+ case MODBUS_FC_READ_HOLDING_REGS:
+ if (isBroadcast != 0U) {
+ return MODBUS_STATUS_IGNORED;
+ }
+ if (rxLength != MODBUS_RTU_READ_REQUEST_LENGTH) {
+ requestResult = MODBUS_REQUEST_ILLEGAL_VALUE;
+ break;
+ }
+ startAddress = ModbusReadU16(&rxBuffer[2U]);
+ dataCount = ModbusReadU16(&rxBuffer[4U]);
+ requestResult = ModbusBuildReadRegistersResponse(
+ slave, startAddress, dataCount, txBuffer, txCapacity, txLength);
+ break;
+
+ case MODBUS_FC_WRITE_SINGLE_COIL:
+ requestResult = ModbusProcessWriteSingleCoil(
+ slave, rxBuffer, rxLength, isBroadcast, txBuffer, txCapacity,
+ txLength);
+ break;
+
+ case MODBUS_FC_WRITE_SINGLE_REG:
+ requestResult = ModbusProcessWriteSingleRegister(
+ slave, rxBuffer, rxLength, isBroadcast, txBuffer, txCapacity,
+ txLength);
+ break;
+
+ case MODBUS_FC_WRITE_MULTIPLE_COILS:
+ requestResult = ModbusProcessWriteMultipleCoils(
+ slave, rxBuffer, rxLength, isBroadcast, txBuffer, txCapacity,
+ txLength);
+ break;
+
+ case MODBUS_FC_WRITE_MULTIPLE_REGS:
+ requestResult = ModbusProcessWriteMultipleRegisters(
+ slave, rxBuffer, rxLength, isBroadcast, txBuffer, txCapacity,
+ txLength);
+ break;
+
+ default:
+ if (isBroadcast != 0U) {
+ return MODBUS_STATUS_IGNORED;
+ }
+ return ModbusBuildException(slave->slaveAddress, functionCode,
+ MODBUS_EXCEPTION_ILLEGAL_FUNC,
+ txBuffer, txCapacity, txLength);
+ }
+
+ if (requestResult != MODBUS_REQUEST_OK) {
+ if (isBroadcast != 0U) {
+ return MODBUS_STATUS_IGNORED;
}
+ return ModbusBuildException(slave->slaveAddress, functionCode,
+ (uint8_t)requestResult, txBuffer,
+ txCapacity, txLength);
+ }
+
+ if (isBroadcast != 0U) {
+ return MODBUS_STATUS_BROADCAST;
+ }
- /* 构建响应: ADDR FC START_H START_L COUNT_H COUNT_L */
- tx_buf[0] = slave->slave_addr;
- tx_buf[1] = func_code;
- tx_buf[2] = rx_buf[2];
- tx_buf[3] = rx_buf[3];
- tx_buf[4] = rx_buf[4];
- tx_buf[5] = rx_buf[5];
- *tx_len = 6u;
- break;
-
- default:
- /* 不支持的功能码 */
- goto exception_illegal_func;
- }
-
- /* 追加 CRC */
- {
- uint16_t crc;
- crc = Modbus_CRC16(tx_buf, *tx_len);
- tx_buf[*tx_len] = (uint8_t)(crc >> 8u);
- tx_buf[*tx_len + 1u] = (uint8_t)(crc & 0xFFu);
- *tx_len += 2u;
- }
-
- return 0;
-
-
- /* ------ 异常响应 ------ */
-exception_illegal_func:
- tx_buf[0] = slave->slave_addr;
- tx_buf[1] = func_code | 0x80u;
- tx_buf[2] = MODBUS_EXCEPTION_ILLEGAL_FUNC;
- goto exception_crc;
-
-exception_illegal_data_addr:
- tx_buf[0] = slave->slave_addr;
- tx_buf[1] = func_code | 0x80u;
- tx_buf[2] = MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR;
- goto exception_crc;
-
-exception_illegal_data_val:
- tx_buf[0] = slave->slave_addr;
- tx_buf[1] = func_code | 0x80u;
- tx_buf[2] = MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE;
-
-exception_crc:
- {
- uint16_t crc;
- crc = Modbus_CRC16(tx_buf, 3u);
- tx_buf[3] = (uint8_t)(crc >> 8u);
- tx_buf[4] = (uint8_t)(crc & 0xFFu);
- *tx_len = 5u;
- }
- return 1;
+ return MODBUS_STATUS_OK;
}
diff --git a/Core/Modbus/modbus.h b/Core/Modbus/modbus.h
index fb666ef..6cf75e0 100644
--- a/Core/Modbus/modbus.h
+++ b/Core/Modbus/modbus.h
@@ -1,56 +1,145 @@
-/*
-*********************************************************************************************************
-* MODBUS RTU SLAVE PROTOCOL
-*
-* Filename : modbus.h
-*********************************************************************************************************
-*/
-
-#ifndef __MODBUS_H
-#define __MODBUS_H
-
-#include "main.h"
-
-/* Modbus RTU 帧长度限制 */
-#define MODBUS_RX_BUF_SIZE 256u
-#define MODBUS_TX_BUF_SIZE 256u
-#define MODBUS_REG_COUNT 10u /* 保持寄存器数量 */
-
-/* Modbus 功能码 */
-#define MODBUS_FC_READ_HOLDING_REGS 0x03u
-#define MODBUS_FC_WRITE_SINGLE_REG 0x06u
-#define MODBUS_FC_WRITE_MULTIPLE_REGS 0x10u
-
-/* Modbus 异常码 */
-#define MODBUS_EXCEPTION_ILLEGAL_FUNC 0x01u
-#define MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR 0x02u
-#define MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE 0x03u
-
-/* Modbus 默认从站地址 */
-#define MODBUS_SLAVE_ADDR_DEFAULT 0x01u
-
-/* 3.5字符超时 (tick数, @1ms) */
-#define MODBUS_T35_TIMEOUT 5u
-
-/*
-*********************************************************************************************************
-* MODBUS 从站结构体
-*********************************************************************************************************
-*/
+/**
+ * @file modbus.h
+ * @brief Modbus RTU 从站协议接口。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 重构帧校验和从站接口。
+ */
+
+#ifndef MODBUS_H
+#define MODBUS_H
+
+#include
+#include
+
+#define MODBUS_RTU_ADU_MIN_LENGTH (4U)
+#define MODBUS_RTU_ADU_MAX_LENGTH (256U)
+#define MODBUS_RTU_CRC_LENGTH (2U)
+#define MODBUS_RTU_READ_REQUEST_LENGTH (8U)
+#define MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH (9U)
+#define MODBUS_RTU_WRITE_RESPONSE_LENGTH (8U)
+#define MODBUS_RTU_EXCEPTION_LENGTH (5U)
+
+#define MODBUS_RX_BUF_SIZE (MODBUS_RTU_ADU_MAX_LENGTH)
+#define MODBUS_TX_BUF_SIZE (MODBUS_RTU_ADU_MAX_LENGTH)
+
+#define MODBUS_SLAVE_ADDRESS_MIN (1U)
+#define MODBUS_SLAVE_ADDRESS_MAX (247U)
+#define MODBUS_BROADCAST_ADDRESS (0U)
+#define MODBUS_SLAVE_ADDR_DEFAULT (1U)
+
+#define MODBUS_DATA_ADDRESS_MIN (0U)
+#define MODBUS_DATA_ADDRESS_MAX (0x270)
+#define MODBUS_DATA_POINT_COUNT (MODBUS_DATA_ADDRESS_MAX + 1)
+#define MODBUS_COIL_STORAGE_SIZE \
+ ((MODBUS_DATA_POINT_COUNT + 7U) / 8U)
+
+#define MODBUS_FC_READ_COILS (0x01U)
+#define MODBUS_FC_READ_HOLDING_REGS (0x03U)
+#define MODBUS_FC_WRITE_SINGLE_COIL (0x05U)
+#define MODBUS_FC_WRITE_SINGLE_REG (0x06U)
+#define MODBUS_FC_WRITE_MULTIPLE_COILS (0x0FU)
+#define MODBUS_FC_WRITE_MULTIPLE_REGS (0x10U)
+
+#define MODBUS_EXCEPTION_ILLEGAL_FUNC (0x01U)
+#define MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR (0x02U)
+#define MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE (0x03U)
+
+#define MODBUS_MAX_READ_COIL_COUNT (2000U)
+#define MODBUS_MAX_READ_REGISTER_COUNT (125U)
+#define MODBUS_MAX_WRITE_COIL_COUNT (0x07B0U)
+#define MODBUS_MAX_WRITE_REGISTER_COUNT (123U)
+
+#define MODBUS_COIL_ON_VALUE (0xFF00U)
+#define MODBUS_COIL_OFF_VALUE (0x0000U)
+
+typedef enum {
+ MODBUS_STATUS_OK = 0,
+ MODBUS_STATUS_BROADCAST = 1,
+ MODBUS_STATUS_EXCEPTION = 2,
+ MODBUS_STATUS_IGNORED = 3,
+ MODBUS_STATUS_INVALID_ARGUMENT = -1,
+ MODBUS_STATUS_FRAME_ERROR = -2,
+ MODBUS_STATUS_CRC_ERROR = -3
+} MODBUS_STATUS;
+
typedef struct {
- uint8_t slave_addr;
- uint16_t holding_regs[MODBUS_REG_COUNT]; /* 保持寄存器 */
-} Modbus_Slave_t;
-
-/*
-*********************************************************************************************************
-* MODBUS 从站公开函数
-*********************************************************************************************************
-*/
-void Modbus_SlaveInit (Modbus_Slave_t *slave, uint8_t addr);
-uint16_t Modbus_CRC16 (uint8_t *buf, uint16_t len);
-int8_t Modbus_ProcessFrame (Modbus_Slave_t *slave,
- uint8_t *rx_buf, uint16_t rx_len,
- uint8_t *tx_buf, uint16_t *tx_len);
-
-#endif /* __MODBUS_H */
+ uint8_t slaveAddress; ///< Modbus 从站站号。
+ uint16_t holdingRegisters[MODBUS_DATA_POINT_COUNT];
+ uint8_t coilStorage[MODBUS_COIL_STORAGE_SIZE];
+} MODBUS_SLAVE;
+
+/**
+ * @brief 计算 Modbus RTU CRC16 校验值。
+ * @param[in] buffer 不含 CRC 字段的数据缓冲区。
+ * @param[in] length 数据缓冲区长度，单位为字节。
+ * @return CRC16 校验值，发送时低字节在前。
+ */
+uint16_t ModbusCrc16(const uint8_t *buffer, uint16_t length);
+
+/**
+ * @brief 初始化从站数据点并设置从站地址。
+ * @param[out] slave 待初始化的从站数据对象。
+ * @param[in] slaveAddress 范围为 1 至 247 的单播从站地址。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+MODBUS_STATUS ModbusSlaveInit(MODBUS_SLAVE *slave, uint8_t slaveAddress);
+
+/**
+ * @brief 从从站数据模型读取线圈值。
+ * @param[in] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的线圈地址。
+ * @param[out] value 线圈值，0 表示关闭，1 表示开启。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+MODBUS_STATUS ModbusGetCoil(const MODBUS_SLAVE *slave, uint16_t address,
+ uint8_t *value);
+
+/**
+ * @brief 向从站数据模型写入线圈值。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的线圈地址。
+ * @param[in] value 线圈值，0 表示关闭，非 0 表示开启。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+MODBUS_STATUS ModbusSetCoil(MODBUS_SLAVE *slave, uint16_t address,
+ uint8_t value);
+
+/**
+ * @brief 从从站数据模型读取保持寄存器。
+ * @param[in] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的保持寄存器地址。
+ * @param[out] value 保持寄存器值。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+MODBUS_STATUS ModbusGetHoldingRegister(const MODBUS_SLAVE *slave,
+ uint16_t address, uint16_t *value);
+
+/**
+ * @brief 向从站数据模型写入保持寄存器。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] address 范围为 0 至 0x270F 的保持寄存器地址。
+ * @param[in] value 保持寄存器值。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+MODBUS_STATUS ModbusSetHoldingRegister(MODBUS_SLAVE *slave,
+ uint16_t address, uint16_t value);
+
+/**
+ * @brief 解析 Modbus RTU 请求帧并生成从站响应帧。
+ * @param[in,out] slave 从站数据对象。
+ * @param[in] rxBuffer 含 CRC 的完整请求 ADU。
+ * @param[in] rxLength 请求 ADU 长度，单位为字节。
+ * @param[out] txBuffer 响应 ADU 缓冲区。
+ * @param[in] txCapacity 响应 ADU 缓冲区容量，单位为字节。
+ * @param[out] txLength 已生成响应帧的长度，单位为字节。
+ * @return 请求处理状态；广播写请求不返回响应帧。
+ */
+MODBUS_STATUS ModbusProcessFrame(MODBUS_SLAVE *slave,
+ const uint8_t *rxBuffer, uint16_t rxLength,
+ uint8_t *txBuffer, uint16_t txCapacity,
+ uint16_t *txLength);
+
+#endif
diff --git a/Core/Modbus/modbus_test.c b/Core/Modbus/modbus_test.c
new file mode 100644
index 0000000..2e70751
--- /dev/null
+++ b/Core/Modbus/modbus_test.c
@@ -0,0 +1,256 @@
+/**
+ * @file modbus_test.c
+ * @brief Modbus RTU 从站协议层单元测试。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-30
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 改为直接构造主站请求帧。
+ */
+
+#include
+#include
+
+#include "modbus.h"
+
+#define TEST_SLAVE_ADDRESS (1U)
+#define TEST_COIL_COUNT (8U)
+#define TEST_COIL_WRITE_BYTE_COUNT (1U)
+#define TEST_COIL_WRITE_PAYLOAD_LENGTH (9U)
+#define TEST_COIL_WRITE_FRAME_LENGTH (11U)
+#define TEST_COIL_READ_PAYLOAD_LENGTH (6U)
+#define TEST_COIL_READ_FRAME_LENGTH (8U)
+#define TEST_COIL_READ_RESPONSE_LENGTH (6U)
+#define TEST_COIL_WRITE_VALUE (0x4DU)
+
+#define TEST_REGISTER_START_ADDRESS (0x0100U)
+#define TEST_REGISTER_COUNT (3U)
+#define TEST_REGISTER_WRITE_BYTE_COUNT (6U)
+#define TEST_REGISTER_WRITE_PAYLOAD_LENGTH (13U)
+#define TEST_REGISTER_WRITE_FRAME_LENGTH (15U)
+#define TEST_REGISTER_READ_PAYLOAD_LENGTH (6U)
+#define TEST_REGISTER_READ_FRAME_LENGTH (8U)
+#define TEST_REGISTER_READ_RESPONSE_LENGTH (11U)
+#define TEST_REGISTER_VALUE_0 (0x1234U)
+#define TEST_REGISTER_VALUE_1 (0xABCDU)
+#define TEST_REGISTER_VALUE_2 (0x0001U)
+
+#define TEST_BROADCAST_WRITE_PAYLOAD_LENGTH (9U)
+#define TEST_BROADCAST_WRITE_FRAME_LENGTH (11U)
+#define TEST_BROADCAST_WRITE_VALUE (0xBEEFU)
+
+/**
+ * @brief 向测试帧末尾追加 Modbus RTU CRC。
+ * @param[in,out] frame 测试帧缓冲区。
+ * @param[in] payloadLength 未含 CRC 的帧长度。
+ */
+static void TestAppendCrc(uint8_t *frame, uint16_t payloadLength)
+{
+ uint16_t crcValue;
+
+ assert(frame != NULL);
+ crcValue = ModbusCrc16(frame, payloadLength);
+ frame[payloadLength] = (uint8_t)(crcValue & 0x00FFU);
+ frame[payloadLength + 1U] = (uint8_t)(crcValue >> 8U);
+}
+
+/**
+ * @brief 校验 Modbus RTU 响应帧的 CRC。
+ * @param[in] frame 响应帧缓冲区。
+ * @param[in] frameLength 含 CRC 的完整响应帧长度。
+ */
+static void TestAssertFrameCrc(const uint8_t *frame, uint16_t frameLength)
+{
+ uint16_t expectedCrc;
+ uint16_t actualCrc;
+
+ assert(frame != NULL);
+ assert(frameLength >= MODBUS_RTU_ADU_MIN_LENGTH);
+ expectedCrc = ModbusCrc16(frame, frameLength - MODBUS_RTU_CRC_LENGTH);
+ actualCrc = (uint16_t)frame[frameLength - MODBUS_RTU_CRC_LENGTH]
+ | ((uint16_t)frame[frameLength - 1U] << 8U);
+ assert(actualCrc == expectedCrc);
+}
+
+/**
+ * @brief 验证标准 Modbus RTU CRC 字节序。
+ */
+static void TestCrcByteOrder(void)
+{
+ static const uint8_t requestPayload[] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_READ_HOLDING_REGS, 0x00U, 0x00U,
+ 0x00U, 0x01U
+ };
+
+ assert(ModbusCrc16(requestPayload, sizeof(requestPayload)) == 0x0A84U);
+}
+
+/**
+ * @brief 验证从站处理 0x0F 写线圈和 0x01 读线圈请求。
+ */
+static void TestCoilReadWrite(void)
+{
+ static MODBUS_SLAVE slave;
+ uint8_t writeRequest[TEST_COIL_WRITE_FRAME_LENGTH] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_WRITE_MULTIPLE_COILS,
+ 0x00U, 0x00U, 0x00U, TEST_COIL_COUNT,
+ TEST_COIL_WRITE_BYTE_COUNT, TEST_COIL_WRITE_VALUE,
+ 0x00U, 0x00U
+ };
+ uint8_t readRequest[TEST_COIL_READ_FRAME_LENGTH] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_READ_COILS,
+ 0x00U, 0x00U, 0x00U, TEST_COIL_COUNT,
+ 0x00U, 0x00U
+ };
+ uint8_t responseFrame[MODBUS_RTU_ADU_MAX_LENGTH];
+ uint16_t responseLength;
+
+ assert(ModbusSlaveInit(&slave, TEST_SLAVE_ADDRESS)
+ == MODBUS_STATUS_OK);
+ TestAppendCrc(writeRequest, TEST_COIL_WRITE_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, writeRequest, sizeof(writeRequest),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_OK);
+ assert(responseLength == MODBUS_RTU_WRITE_RESPONSE_LENGTH);
+ assert(responseFrame[0U] == TEST_SLAVE_ADDRESS);
+ assert(responseFrame[1U] == MODBUS_FC_WRITE_MULTIPLE_COILS);
+ assert(responseFrame[2U] == 0x00U);
+ assert(responseFrame[3U] == 0x00U);
+ assert(responseFrame[4U] == 0x00U);
+ assert(responseFrame[5U] == TEST_COIL_COUNT);
+ TestAssertFrameCrc(responseFrame, responseLength);
+
+ TestAppendCrc(readRequest, TEST_COIL_READ_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, readRequest, sizeof(readRequest),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_OK);
+ assert(responseLength == TEST_COIL_READ_RESPONSE_LENGTH);
+ assert(responseFrame[0U] == TEST_SLAVE_ADDRESS);
+ assert(responseFrame[1U] == MODBUS_FC_READ_COILS);
+ assert(responseFrame[2U] == TEST_COIL_WRITE_BYTE_COUNT);
+ assert(responseFrame[3U] == TEST_COIL_WRITE_VALUE);
+ TestAssertFrameCrc(responseFrame, responseLength);
+}
+
+/**
+ * @brief 验证从站处理 0x10 写寄存器和 0x03 读寄存器请求。
+ */
+static void TestHoldingRegisterReadWrite(void)
+{
+ static MODBUS_SLAVE slave;
+ uint8_t writeRequest[TEST_REGISTER_WRITE_FRAME_LENGTH] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_WRITE_MULTIPLE_REGS,
+ 0x01U, 0x00U, 0x00U, TEST_REGISTER_COUNT,
+ TEST_REGISTER_WRITE_BYTE_COUNT,
+ 0x12U, 0x34U, 0xABU, 0xCDU, 0x00U, 0x01U,
+ 0x00U, 0x00U
+ };
+ uint8_t readRequest[TEST_REGISTER_READ_FRAME_LENGTH] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_READ_HOLDING_REGS,
+ 0x01U, 0x00U, 0x00U, TEST_REGISTER_COUNT,
+ 0x00U, 0x00U
+ };
+ uint8_t responseFrame[MODBUS_RTU_ADU_MAX_LENGTH];
+ uint16_t responseLength;
+
+ assert(ModbusSlaveInit(&slave, TEST_SLAVE_ADDRESS)
+ == MODBUS_STATUS_OK);
+ TestAppendCrc(writeRequest, TEST_REGISTER_WRITE_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, writeRequest, sizeof(writeRequest),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_OK);
+ assert(responseLength == MODBUS_RTU_WRITE_RESPONSE_LENGTH);
+ assert(responseFrame[0U] == TEST_SLAVE_ADDRESS);
+ assert(responseFrame[1U] == MODBUS_FC_WRITE_MULTIPLE_REGS);
+ assert(responseFrame[2U] == 0x01U);
+ assert(responseFrame[3U] == 0x00U);
+ assert(responseFrame[4U] == 0x00U);
+ assert(responseFrame[5U] == TEST_REGISTER_COUNT);
+ TestAssertFrameCrc(responseFrame, responseLength);
+
+ TestAppendCrc(readRequest, TEST_REGISTER_READ_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, readRequest, sizeof(readRequest),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_OK);
+ assert(responseLength == TEST_REGISTER_READ_RESPONSE_LENGTH);
+ assert(responseFrame[0U] == TEST_SLAVE_ADDRESS);
+ assert(responseFrame[1U] == MODBUS_FC_READ_HOLDING_REGS);
+ assert(responseFrame[2U] == TEST_REGISTER_WRITE_BYTE_COUNT);
+ assert(responseFrame[3U] == 0x12U);
+ assert(responseFrame[4U] == 0x34U);
+ assert(responseFrame[5U] == 0xABU);
+ assert(responseFrame[6U] == 0xCDU);
+ assert(responseFrame[7U] == 0x00U);
+ assert(responseFrame[8U] == 0x01U);
+ TestAssertFrameCrc(responseFrame, responseLength);
+}
+
+/**
+ * @brief 验证从站对非法数据地址返回 0x02 异常响应。
+ */
+static void TestIllegalAddressException(void)
+{
+ static MODBUS_SLAVE slave;
+ uint8_t requestFrame[MODBUS_RTU_READ_REQUEST_LENGTH] = {
+ TEST_SLAVE_ADDRESS, MODBUS_FC_READ_HOLDING_REGS,
+ 0x27U, 0x0FU, 0x00U, 0x02U,
+ 0x00U, 0x00U
+ };
+ uint8_t responseFrame[MODBUS_RTU_ADU_MAX_LENGTH];
+ uint16_t responseLength;
+
+ assert(ModbusSlaveInit(&slave, TEST_SLAVE_ADDRESS)
+ == MODBUS_STATUS_OK);
+ TestAppendCrc(requestFrame, TEST_COIL_READ_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, requestFrame, sizeof(requestFrame),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_EXCEPTION);
+ assert(responseLength == MODBUS_RTU_EXCEPTION_LENGTH);
+ assert(responseFrame[0U] == TEST_SLAVE_ADDRESS);
+ assert(responseFrame[1U]
+ == (MODBUS_FC_READ_HOLDING_REGS | 0x80U));
+ assert(responseFrame[2U] == MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
+ TestAssertFrameCrc(responseFrame, responseLength);
+}
+
+/**
+ * @brief 验证广播写寄存器生效且从站不返回响应。
+ */
+static void TestBroadcastWrite(void)
+{
+ static MODBUS_SLAVE slave;
+ uint8_t requestFrame[TEST_BROADCAST_WRITE_FRAME_LENGTH] = {
+ MODBUS_BROADCAST_ADDRESS, MODBUS_FC_WRITE_MULTIPLE_REGS,
+ 0x01U, 0x00U, 0x00U, 0x01U, 0x02U,
+ 0xBEU, 0xEFU, 0x00U, 0x00U
+ };
+ uint8_t responseFrame[MODBUS_RTU_ADU_MAX_LENGTH];
+ uint16_t responseLength;
+ uint16_t registerValue;
+
+ assert(ModbusSlaveInit(&slave, TEST_SLAVE_ADDRESS)
+ == MODBUS_STATUS_OK);
+ TestAppendCrc(requestFrame, TEST_BROADCAST_WRITE_PAYLOAD_LENGTH);
+ assert(ModbusProcessFrame(&slave, requestFrame, sizeof(requestFrame),
+ responseFrame, sizeof(responseFrame),
+ &responseLength) == MODBUS_STATUS_BROADCAST);
+ assert(responseLength == 0U);
+ assert(ModbusGetHoldingRegister(&slave, TEST_REGISTER_START_ADDRESS,
+ ®isterValue) == MODBUS_STATUS_OK);
+ assert(registerValue == TEST_BROADCAST_WRITE_VALUE);
+}
+
+/**
+ * @brief 执行 Modbus RTU 从站协议单元测试。
+ * @return 0 表示全部测试通过。
+ */
+int main(void)
+{
+ TestCrcByteOrder();
+ TestCoilReadWrite();
+ TestHoldingRegisterReadWrite();
+ TestIllegalAddressException();
+ TestBroadcastWrite();
+
+ return 0;
+}
diff --git a/Core/OS/Cfg/app_cfg.h b/Core/OS/Cfg/app_cfg.h
index 6ecec19..99f8caf 100644
--- a/Core/OS/Cfg/app_cfg.h
+++ b/Core/OS/Cfg/app_cfg.h
@@ -1,81 +1,49 @@
-/*
-*********************************************************************************************************
-* APPLICATION CONFIGURATION
-*
-* Filename : app_cfg.h
-*********************************************************************************************************
-*/
-
-#ifndef _APP_CFG_H_
-#define _APP_CFG_H_
-
-
-/*
-*********************************************************************************************************
-* uC/OS-II CPU CONFIGURATION
-*********************************************************************************************************
-*/
- /* Kernel aware interrupt priority boundary */
-#define CPU_CFG_KA_IPL_BOUNDARY 4u
- /* STM32F4 uses 4-bits NVIC priority (bits 7:4) */
-#define CPU_CFG_NVIC_PRIO_BITS 4u
-
-
-/*
-*********************************************************************************************************
-* INCLUDE FILES
-*********************************************************************************************************
-*/
-
-#include
-
-
-/*
-*********************************************************************************************************
-* TRACE / DEBUG CONFIGURATION
-*********************************************************************************************************
-*/
-
-#ifndef TRACE_LEVEL_OFF
-#define TRACE_LEVEL_OFF 0u
-#endif
-
-#ifndef TRACE_LEVEL_INFO
-#define TRACE_LEVEL_INFO 1u
-#endif
-
-#ifndef TRACE_LEVEL_DBG
-#define TRACE_LEVEL_DBG 2u
-#endif
-
-#define APP_TRACE_LEVEL TRACE_LEVEL_OFF
-#define APP_TRACE printf
-
-#define APP_TRACE_INFO(x) ((APP_TRACE_LEVEL >= TRACE_LEVEL_INFO) ? (void)(APP_TRACE x) : (void)0)
-#define APP_TRACE_DBG(x) ((APP_TRACE_LEVEL >= TRACE_LEVEL_DBG) ? (void)(APP_TRACE x) : (void)0)
-
-
-/*
-*********************************************************************************************************
-* TASK PRIORITIES
-*********************************************************************************************************
-*/
-
-#define APP_TASK_START_PRIO 5u
-#define APP_TASK_LED_PRIO 6u
-#define APP_TASK_MODBUS_PRIO 4u
-
-#define OS_TASK_TMR_PRIO (OS_LOWEST_PRIO - 2u)
-
-
-/*
-*********************************************************************************************************
-* TASK STACK SIZES
-*********************************************************************************************************
-*/
-
-#define APP_TASK_START_STK_SIZE 128u
-#define APP_TASK_LED_STK_SIZE 128u
-
+/**
+ * @file app_cfg.h
+ * @brief 应用任务、Modbus 通信和状态寄存器配置。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 增加 Modbus RTU 从站任务配置。
+ */
+
+#ifndef APP_CFG_H
+#define APP_CFG_H
+
+#define CPU_CFG_KA_IPL_BOUNDARY (4U)
+#define CPU_CFG_NVIC_PRIO_BITS (4U)
+
+#define APP_TASK_MODBUS_PRIO (4U)
+#define APP_TASK_START_PRIO (5U)
+#define APP_TASK_T35_PRIO (6U)
+
+// uC/OS-II 定时器管理任务使用低优先级保留任务槽。
+#define OS_TASK_TMR_PRIO (OS_LOWEST_PRIO - 2U)
+
+#define APP_TASK_START_STK_SIZE (128U)
+#define APP_TASK_MODBUS_STK_SIZE (384U)
+#define APP_TASK_T35_STK_SIZE (128U)
+
+#define APP_MODBUS_BAUD_RATE (115200U)
+#define APP_MODBUS_T35_TICKS (2U)
+#define APP_MODBUS_T35_CHECK_TICKS (1U)
+#define APP_MODBUS_STATUS_UPDATE_TICKS (100U)
+#define APP_MODBUS_LINK_TIMEOUT_TICKS (5000U)
+#define APP_MODBUS_TX_TIMEOUT_TICKS (100U)
+
+#define APP_MODBUS_OUTPUT_COIL_COUNT (8U)
+
+#define APP_MODBUS_REG_LINK_STATE (0U)
+#define APP_MODBUS_REG_OPERATION_RX_COUNT (1U)
+#define APP_MODBUS_REG_OPERATION_TX_COUNT (2U)
+#define APP_MODBUS_REG_ERROR_COUNT (3U)
+#define APP_MODBUS_REG_SYSTEM_TICK_LOW (4U)
+#define APP_MODBUS_REG_SYSTEM_TICK_HIGH (5U)
+#define APP_MODBUS_REG_LAST_STATUS (6U)
+#define APP_MODBUS_REG_LAST_FRAME_LENGTH (7U)
+
+#define APP_MODBUS_LINK_DISCONNECTED (0U)
+#define APP_MODBUS_LINK_CONNECTED (1U)
#endif
diff --git a/Core/Src/main.c b/Core/Src/main.c
index a6b1b1e..96bd7f9 100644
--- a/Core/Src/main.c
+++ b/Core/Src/main.c
@@ -1,433 +1,740 @@
-/* USER CODE BEGIN Header */
/**
- ******************************************************************************
- * @file : main.c
- * @brief : Main program body
- ******************************************************************************
- * @attention
- *
- * © Copyright (c) 2026 STMicroelectronics.
- * All rights reserved.
- *
- * This software component is licensed by ST under BSD 3-Clause license,
- * the "License"; You may not use this file except in compliance with the
- * License. You may obtain a copy of the License at:
- * opensource.org/licenses/BSD-3-Clause
- *
- ******************************************************************************
- */
-/* USER CODE END Header */
-/* Includes ------------------------------------------------------------------*/
+ * @file main.c
+ * @brief 基于 uC/OS-II 的 Modbus RTU 从站主程序。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 增加帧隔离、连接状态和可靠收发处理。
+ */
+
#include "main.h"
-/* Private includes ----------------------------------------------------------*/
-/* USER CODE BEGIN Includes */
#include "modbus.h"
-/* USER CODE END Includes */
-/* Private typedef -----------------------------------------------------------*/
-/* USER CODE BEGIN PTD */
+#define APP_MODBUS_STATUS_REGISTER_COUNT (8U)
+#define APP_MODBUS_FUNCTION_INDEX (1U)
+
+static OS_STK AppTaskStartStk[APP_TASK_START_STK_SIZE];
+static OS_STK AppTaskModbusStk[APP_TASK_MODBUS_STK_SIZE];
+static OS_STK AppTaskT35Stk[APP_TASK_T35_STK_SIZE];
+
+UART_HandleTypeDef Uart1Handle;
+
+static MODBUS_SLAVE ModbusSlave;
+static OS_EVENT *ModbusFrameSem;
+static OS_EVENT *ModbusTxSem;
+static uint8_t ModbusRxBuffer[MODBUS_RX_BUF_SIZE];
+static uint8_t ModbusTxBuffer[MODBUS_TX_BUF_SIZE];
+static volatile uint16_t ModbusRxLength;
+static volatile uint16_t ModbusFrameLength;
+static volatile uint32_t ModbusLastRxTick;
+static volatile uint8_t ModbusFrameReady;
+static volatile uint8_t ModbusRxOverflow;
+static volatile uint32_t ModbusReceiveErrorCount;
+static volatile uint32_t ModbusSemaphoreErrorCount;
+static uint32_t ModbusLastActivityTick;
+static uint32_t ModbusOperationRxCount;
+static uint32_t ModbusOperationTxCount;
+static uint32_t ModbusProtocolErrorCount;
+static uint8_t ModbusHasActivity;
+static MODBUS_STATUS ModbusLastStatus;
+
+static GPIO_TypeDef *const AppOutputPorts[APP_MODBUS_OUTPUT_COIL_COUNT] = {
+ PLC_Q0_PORT,
+ PLC_Q1_PORT,
+ PLC_Q2_PORT,
+ PLC_Q3_PORT,
+ PLC_Q4_PORT,
+ PLC_Q5_PORT,
+ PLC_Q6_PORT,
+ PLC_Q7_PORT
+};
+
+static const uint16_t AppOutputPins[APP_MODBUS_OUTPUT_COIL_COUNT] = {
+ PLC_Q0_PIN,
+ PLC_Q1_PIN,
+ PLC_Q2_PIN,
+ PLC_Q3_PIN,
+ PLC_Q4_PIN,
+ PLC_Q5_PIN,
+ PLC_Q6_PIN,
+ PLC_Q7_PIN
+};
-/* USER CODE END PTD */
+void SystemClock_Config(void);
-/* Private define ------------------------------------------------------------*/
-/* USER CODE BEGIN PD */
-/* USER CODE END PD */
+static void AppTaskStart(void *argument);
+static void AppTaskModbus(void *argument);
+static void AppTaskT35(void *argument);
+static void AppInitGpio(void);
+static void AppInitUart1(void);
+static INT8U AppCreateTasks(void);
+static HAL_StatusTypeDef AppStartUartReception(void);
+static HAL_StatusTypeDef AppTransmitResponse(uint16_t txLength);
+static uint8_t AppSealReceivedFrame(void);
+static uint16_t AppGetReadyFrameLength(void);
+static INT8U AppPostModbusFrameSem(void);
+static uint8_t AppIsModbusStatusAccepted(MODBUS_STATUS status);
+static uint8_t AppIsModbusWriteFunction(uint8_t functionCode);
+static MODBUS_STATUS AppUpdateStatusRegisters(void);
+static MODBUS_STATUS AppSyncCoilsToGpio(void);
+static void AppProcessFrame(uint16_t rxLength);
+static void AppRecordIsrError(void);
-/* Private macro -------------------------------------------------------------*/
-/* USER CODE BEGIN PM */
+/**
+ * @brief 应用程序入口。
+ * @return 该函数不返回。
+ */
+int main(void)
+{
+ INT8U osError;
+
+ HAL_Init();
+ SystemClock_Config();
+ AppInitGpio();
+ AppInitUart1();
+
+ OSInit();
+ osError = OSTaskCreateExt(
+ AppTaskStart, NULL,
+ &AppTaskStartStk[APP_TASK_START_STK_SIZE - 1U],
+ APP_TASK_START_PRIO, APP_TASK_START_PRIO, &AppTaskStartStk[0],
+ APP_TASK_START_STK_SIZE, NULL,
+ OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
+ if (osError != OS_ERR_NONE) {
+ Error_Handler();
+ }
-/* USER CODE END PM */
+ OSStart();
-/* Private variables ---------------------------------------------------------*/
+ while (1) {
+ }
+}
-/* USER CODE BEGIN PV */
+/**
+ * @brief 配置 STM32F407 的 168 MHz 系统时钟。
+ * @note 使用板载 12 MHz 外部晶振作为 PLL 时钟源。
+ */
+void SystemClock_Config(void)
+{
+ RCC_OscInitTypeDef oscillatorConfig = {0};
+ RCC_ClkInitTypeDef clockConfig = {0};
+
+ __HAL_RCC_PWR_CLK_ENABLE();
+ __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+
+ oscillatorConfig.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+ oscillatorConfig.HSEState = RCC_HSE_ON;
+ oscillatorConfig.PLL.PLLState = RCC_PLL_ON;
+ oscillatorConfig.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+ oscillatorConfig.PLL.PLLM = 12U;
+ oscillatorConfig.PLL.PLLN = 336U;
+ oscillatorConfig.PLL.PLLP = RCC_PLLP_DIV2;
+ oscillatorConfig.PLL.PLLQ = 7U;
+ if (HAL_RCC_OscConfig(&oscillatorConfig) != HAL_OK) {
+ Error_Handler();
+ }
-/* uC/OS-II Task Stacks */
-static OS_STK App_TaskStartStk[APP_TASK_START_STK_SIZE];
-static OS_STK App_TaskLedStk[APP_TASK_LED_STK_SIZE];
-static OS_STK App_TaskModbusStk[256u];
-static OS_STK App_TaskT35CheckStk[128u];
+ clockConfig.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
+ | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
+ clockConfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+ clockConfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ clockConfig.APB1CLKDivider = RCC_HCLK_DIV4;
+ clockConfig.APB2CLKDivider = RCC_HCLK_DIV2;
+ if (HAL_RCC_ClockConfig(&clockConfig, FLASH_LATENCY_5) != HAL_OK) {
+ Error_Handler();
+ }
+}
-/* USART1 & Modbus */
-UART_HandleTypeDef huart1;
-static Modbus_Slave_t ModbusSlave;
-static OS_EVENT *ModbusSem; /* 信号量: 通知 Modbus 任务有新帧 */
+/**
+ * @brief 初始化 XDM-60T4-E 的 Q0 至 Q7 输出引脚。
+ * @note 板卡输出为低电平有效，初始状态全部关闭。
+ */
+static void AppInitGpio(void)
+{
+ GPIO_InitTypeDef gpioConfig = {0};
-/* Modbus RX 缓冲区 */
-static uint8_t ModbusRxBuf[MODBUS_RX_BUF_SIZE];
-static uint16_t ModbusRxLen = 0u;
-static uint32_t ModbusRxTick = 0u; /* 最后收到字节的 tick */
+ __HAL_RCC_GPIOE_CLK_ENABLE();
+ __HAL_RCC_GPIOF_CLK_ENABLE();
+ __HAL_RCC_GPIOI_CLK_ENABLE();
-/* Modbus TX 缓冲区 */
-static uint8_t ModbusTxBuf[MODBUS_TX_BUF_SIZE];
-static uint16_t ModbusTxLen = 0u;
+ gpioConfig.Mode = GPIO_MODE_OUTPUT_PP;
+ gpioConfig.Pull = GPIO_PULLUP;
+ gpioConfig.Speed = GPIO_SPEED_FREQ_LOW;
-/* USER CODE END PV */
+ gpioConfig.Pin = PLC_Q0_PIN | PLC_Q1_PIN | PLC_Q2_PIN | PLC_Q3_PIN;
+ HAL_GPIO_Init(GPIOF, &gpioConfig);
-/* Private function prototypes -----------------------------------------------*/
-void SystemClock_Config(void);
-static void MX_GPIO_Init(void);
-/* USER CODE BEGIN PFP */
+ gpioConfig.Pin = PLC_Q4_PIN;
+ HAL_GPIO_Init(GPIOI, &gpioConfig);
-/* uC/OS-II Task Prototypes */
-static void App_TaskStart(void *p_arg);
-static void App_TaskLed(void *p_arg);
-static void App_TaskModbus(void *p_arg);
+ gpioConfig.Pin = PLC_Q5_PIN | PLC_Q6_PIN | PLC_Q7_PIN;
+ HAL_GPIO_Init(GPIOE, &gpioConfig);
-/* Local Functions */
-static void MX_USART1_UART_Init(void);
-static void USART1_StartRx(void);
+ HAL_GPIO_WritePin(GPIOF, PLC_Q0_PIN | PLC_Q1_PIN | PLC_Q2_PIN
+ | PLC_Q3_PIN, GPIO_PIN_SET);
+ HAL_GPIO_WritePin(GPIOI, PLC_Q4_PIN, GPIO_PIN_SET);
+ HAL_GPIO_WritePin(GPIOE, PLC_Q5_PIN | PLC_Q6_PIN | PLC_Q7_PIN,
+ GPIO_PIN_SET);
+}
-/* USER CODE END PFP */
+/**
+ * @brief 初始化 Modbus RTU 使用的 USART1。
+ */
+static void AppInitUart1(void)
+{
+ Uart1Handle.Instance = USART1;
+ Uart1Handle.Init.BaudRate = APP_MODBUS_BAUD_RATE;
+ Uart1Handle.Init.WordLength = UART_WORDLENGTH_8B;
+ Uart1Handle.Init.StopBits = UART_STOPBITS_1;
+ Uart1Handle.Init.Parity = UART_PARITY_NONE;
+ Uart1Handle.Init.Mode = UART_MODE_TX_RX;
+ Uart1Handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+ Uart1Handle.Init.OverSampling = UART_OVERSAMPLING_16;
+ if (HAL_UART_Init(&Uart1Handle) != HAL_OK) {
+ Error_Handler();
+ }
+}
+
+/**
+ * @brief 创建 Modbus 工作任务与帧间隔检测任务。
+ * @return uC/OS-II 错误码。
+ */
+static INT8U AppCreateTasks(void)
+{
+ INT8U osError;
+
+ osError = OSTaskCreateExt(
+ AppTaskModbus, NULL,
+ &AppTaskModbusStk[APP_TASK_MODBUS_STK_SIZE - 1U],
+ APP_TASK_MODBUS_PRIO, APP_TASK_MODBUS_PRIO,
+ &AppTaskModbusStk[0], APP_TASK_MODBUS_STK_SIZE, NULL,
+ OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
+ if (osError != OS_ERR_NONE) {
+ return osError;
+ }
-/* Private user code ---------------------------------------------------------*/
-/* USER CODE BEGIN 0 */
+ osError = OSTaskCreateExt(
+ AppTaskT35, NULL, &AppTaskT35Stk[APP_TASK_T35_STK_SIZE - 1U],
+ APP_TASK_T35_PRIO, APP_TASK_T35_PRIO, &AppTaskT35Stk[0],
+ APP_TASK_T35_STK_SIZE, NULL,
+ OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
-/*
-*********************************************************************************************************
-* LED 闪烁任务
-*********************************************************************************************************
-*/
-static void App_TaskLed(void *p_arg)
+ return osError;
+}
+
+/**
+ * @brief 启动任务，创建同步对象并启动应用任务。
+ * @param[in] argument 未使用。
+ */
+static void AppTaskStart(void *argument)
{
- (void)p_arg;
+ INT8U osError;
+ (void)argument;
+ ModbusFrameSem = OSSemCreate(0U);
+ ModbusTxSem = OSSemCreate(0U);
+ if ((ModbusFrameSem == NULL) || (ModbusTxSem == NULL)) {
+ Error_Handler();
+ }
+
+ osError = AppCreateTasks();
+ if (osError != OS_ERR_NONE) {
+ Error_Handler();
+ }
+
+ OSTaskSuspend(OS_PRIO_SELF);
while (1) {
- LED_TOGGLE();
- OSTimeDlyHMSM(0, 0, 0, 100); /* 100ms 闪烁，Modbus 通信时更明显 */
}
}
-/*
-*********************************************************************************************************
-* MODBUS 从站任务
-*
-* 等待信号量 → 处理 Modbus 帧 → 发送响应 → 重新启动接收
-*********************************************************************************************************
-*/
-static void App_TaskModbus(void *p_arg)
+/**
+ * @brief 清空接收状态并启动 USART1 单字节中断接收。
+ * @return HAL 状态码。
+ */
+static HAL_StatusTypeDef AppStartUartReception(void)
{
- uint8_t err;
- uint16_t tx_len;
- INT8U os_err;
+ OS_CPU_SR cpu_sr = 0U;
+ HAL_StatusTypeDef halStatus;
- (void)p_arg;
+ OS_ENTER_CRITICAL();
+ ModbusRxLength = 0U;
+ ModbusFrameLength = 0U;
+ ModbusFrameReady = 0U;
+ ModbusRxOverflow = 0U;
+ ModbusLastRxTick = OSTimeGet();
+ OS_EXIT_CRITICAL();
- Modbus_SlaveInit(&ModbusSlave, MODBUS_SLAVE_ADDR_DEFAULT);
- USART1_StartRx(); /* 启动第一次接收 */
+ halStatus = HAL_UART_Receive_IT(&Uart1Handle, &ModbusRxBuffer[0], 1U);
- while (1) {
- /* 等待帧接收完成信号（超时 10ms，用于检测 T3.5 超时） */
- OSSemPend(ModbusSem, MODBUS_T35_TIMEOUT, &os_err);
-
- /* 检查是否收到完整帧 */
- if (ModbusRxLen > 0u) {
- /* 处理 Modbus 帧 */
- err = Modbus_ProcessFrame(&ModbusSlave,
- ModbusRxBuf, ModbusRxLen,
- ModbusTxBuf, &tx_len);
-
- /* 发送响应（成功或异常响应都需要发送） */
- if (err >= 0 && tx_len > 0u) {
- HAL_UART_Transmit(&huart1, ModbusTxBuf, tx_len, 50u);
- }
+ return halStatus;
+}
- ModbusRxLen = 0u; /* 清空接收缓冲 */
- }
+/**
+ * @brief 通过 USART1 发送 Modbus 从站响应帧。
+ * @param[in] txLength 响应帧长度。
+ * @return HAL 状态码。
+ */
+static HAL_StatusTypeDef AppTransmitResponse(uint16_t txLength)
+{
+ HAL_StatusTypeDef halStatus;
+ INT8U osError;
+
+ if ((txLength == 0U) || (txLength > MODBUS_TX_BUF_SIZE)) {
+ return HAL_ERROR;
+ }
+
+ halStatus = HAL_UART_Transmit_IT(&Uart1Handle, ModbusTxBuffer, txLength);
+ if (halStatus != HAL_OK) {
+ return halStatus;
+ }
- /* 重新启动 UART 接收 */
- USART1_StartRx();
+ OSSemPend(ModbusTxSem, APP_MODBUS_TX_TIMEOUT_TICKS, &osError);
+ if (osError != OS_ERR_NONE) {
+ (void)HAL_UART_AbortTransmit_IT(&Uart1Handle);
+ return HAL_TIMEOUT;
}
+
+ return HAL_OK;
}
-/*
-*********************************************************************************************************
-* RX 字节接收回调
-*********************************************************************************************************
-*/
-void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
+/**
+ * @brief 根据 T3.5 静默时间将接收缓冲区封存为完整帧。
+ * @return 1 表示已封存完整帧；0 表示未满足封帧条件。
+ */
+static uint8_t AppSealReceivedFrame(void)
{
- if (huart->Instance == USART1) {
- ModbusRxLen++;
- ModbusRxTick = OSTimeGet(); /* 记录最后接收时间 */
-
- if (ModbusRxLen < MODBUS_RX_BUF_SIZE) {
- HAL_UART_Receive_IT(&huart1, &ModbusRxBuf[ModbusRxLen], 1u);
- } else {
- /* 缓冲区溢出，重置 */
- ModbusRxLen = 0u;
- HAL_UART_Receive_IT(&huart1, &ModbusRxBuf[0], 1u);
- }
+ OS_CPU_SR cpu_sr = 0U;
+ HAL_StatusTypeDef halStatus;
+ uint32_t currentTick;
+ uint32_t elapsedTicks;
+ uint8_t frameSealed;
+
+ frameSealed = 0U;
+ currentTick = OSTimeGet();
+ OS_ENTER_CRITICAL();
+ elapsedTicks = currentTick - ModbusLastRxTick;
+ if ((ModbusRxLength > 0U) && (ModbusFrameReady == 0U)
+ && (elapsedTicks >= APP_MODBUS_T35_TICKS)) {
+ ModbusFrameLength = ModbusRxLength;
+ ModbusFrameReady = 1U;
+ frameSealed = 1U;
}
+ OS_EXIT_CRITICAL();
+
+ if (frameSealed == 0U) {
+ return 0U;
+ }
+
+ halStatus = HAL_UART_AbortReceive_IT(&Uart1Handle);
+ if (halStatus != HAL_OK) {
+ AppRecordIsrError();
+ }
+
+ if (AppPostModbusFrameSem() != OS_ERR_NONE) {
+ AppRecordIsrError();
+ }
+
+ return 1U;
}
-/*
-*********************************************************************************************************
-* 启动 USART1 接收
-*********************************************************************************************************
-*/
-static void USART1_StartRx(void)
+/**
+ * @brief 原子读取已封存 Modbus 帧的长度。
+ * @return 完整帧长度；无完整帧时返回 0。
+ */
+static uint16_t AppGetReadyFrameLength(void)
{
- ModbusRxLen = 0u;
- ModbusRxTick = OSTimeGet();
- HAL_UART_Receive_IT(&huart1, &ModbusRxBuf[0], 1u);
+ OS_CPU_SR cpu_sr = 0U;
+ uint16_t frameLength;
+
+ frameLength = 0U;
+ OS_ENTER_CRITICAL();
+ if (ModbusFrameReady != 0U) {
+ frameLength = ModbusFrameLength;
+ }
+ OS_EXIT_CRITICAL();
+
+ return frameLength;
}
-/*
-*********************************************************************************************************
-* T3.5 超时检测任务
-*
-* 周期性检查接收超时，超时后发送信号量给 Modbus 任务
-*********************************************************************************************************
-*/
-static void App_TaskT35Check(void *p_arg)
+/**
+ * @brief 通知 Modbus 任务处理完整帧或刷新通信状态。
+ * @return uC/OS-II 错误码。
+ */
+static INT8U AppPostModbusFrameSem(void)
{
- INT8U os_err;
+ INT8U osError;
- (void)p_arg;
+ osError = OSSemPost(ModbusFrameSem);
- while (1) {
- OSTimeDly(MODBUS_T35_TIMEOUT); /* 每隔 T3.5 时间检查一次 */
-
- if (ModbusRxLen > 0u) {
- uint32_t elapsed = OSTimeGet() - ModbusRxTick;
+ return osError;
+}
- /* 如果超过 T3.5 没有收到新数据，认为帧结束 */
- if (elapsed >= MODBUS_T35_TIMEOUT) {
- OSSemPost(ModbusSem); /* 通知 Modbus 任务处理 */
- }
- }
+/**
+ * @brief 判断协议处理结果是否代表已寻址的有效通信。
+ * @param[in] status Modbus 协议处理结果。
+ * @return 1 表示有效通信；0 表示无效通信。
+ */
+static uint8_t AppIsModbusStatusAccepted(MODBUS_STATUS status)
+{
+ if ((status == MODBUS_STATUS_OK) || (status == MODBUS_STATUS_BROADCAST)
+ || (status == MODBUS_STATUS_EXCEPTION)) {
+ return 1U;
}
+
+ return 0U;
}
-/*
-*********************************************************************************************************
-* STARTUP TASK
-*********************************************************************************************************
-*/
-static void App_TaskStart(void *p_arg)
+/**
+ * @brief 判断功能码是否为触摸屏的写操作。
+ * @param[in] functionCode Modbus 功能码。
+ * @return 写操作返回 1，否则返回 0。
+ */
+static uint8_t AppIsModbusWriteFunction(uint8_t functionCode)
{
- (void)p_arg;
-
- /* 创建信号量 (初始计数值 = 0) */
- ModbusSem = OSSemCreate(0u);
-
- /* 创建 LED 闪烁任务 */
- OSTaskCreateExt(App_TaskLed,
- (void *)0,
- (OS_STK *)&App_TaskLedStk[APP_TASK_LED_STK_SIZE - 1u],
- APP_TASK_LED_PRIO,
- APP_TASK_LED_PRIO,
- (OS_STK *)&App_TaskLedStk[0],
- APP_TASK_LED_STK_SIZE,
- (void *)0,
- OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
-
- /* 创建 Modbus 从站处理任务 */
- OSTaskCreateExt(App_TaskModbus,
- (void *)0,
- (OS_STK *)&App_TaskModbusStk[255u],
- APP_TASK_MODBUS_PRIO,
- APP_TASK_MODBUS_PRIO,
- (OS_STK *)&App_TaskModbusStk[0],
- 256u,
- (void *)0,
- OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
-
- /* T3.5 超时检测任务 */
- OSTaskCreateExt(App_TaskT35Check,
- (void *)0,
- (OS_STK *)&App_TaskT35CheckStk[127u],
- APP_TASK_MODBUS_PRIO + 1u,
- APP_TASK_MODBUS_PRIO + 1u,
- (OS_STK *)&App_TaskT35CheckStk[0],
- 128u,
- (void *)0,
- OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
-
- /* 挂起自身 */
- while (1) {
- OSTaskSuspend(OS_PRIO_SELF);
+ switch (functionCode) {
+ case MODBUS_FC_WRITE_SINGLE_COIL:
+ case MODBUS_FC_WRITE_SINGLE_REG:
+ case MODBUS_FC_WRITE_MULTIPLE_COILS:
+ case MODBUS_FC_WRITE_MULTIPLE_REGS:
+ return 1U;
+
+ default:
+ return 0U;
}
}
-/* USER CODE END 0 */
-
/**
- * @brief The application entry point.
- * @retval int
- */
-int main(void)
+ * @brief 更新供触摸屏读取的通信状态寄存器。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+static MODBUS_STATUS AppUpdateStatusRegisters(void)
{
- /* USER CODE BEGIN 1 */
+ MODBUS_STATUS status;
+ uint32_t currentTick;
+ uint8_t linkState;
+ uint16_t registerValue;
+
+ currentTick = OSTimeGet();
+ linkState = APP_MODBUS_LINK_DISCONNECTED;
+ if ((ModbusHasActivity != 0U)
+ && ((currentTick - ModbusLastActivityTick)
+ < APP_MODBUS_LINK_TIMEOUT_TICKS)) {
+ linkState = APP_MODBUS_LINK_CONNECTED;
+ }
- /* USER CODE END 1 */
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_LINK_STATE, linkState);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* MCU Configuration--------------------------------------------------------*/
+ registerValue = (uint16_t)(ModbusOperationRxCount & 0xFFFFU);
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_OPERATION_RX_COUNT,
+ registerValue);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
- HAL_Init();
+ registerValue = (uint16_t)(ModbusOperationTxCount & 0xFFFFU);
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_OPERATION_TX_COUNT,
+ registerValue);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* USER CODE BEGIN Init */
+ registerValue = (uint16_t)((ModbusProtocolErrorCount
+ + ModbusReceiveErrorCount + ModbusSemaphoreErrorCount) & 0xFFFFU);
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_ERROR_COUNT,
+ registerValue);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* USER CODE END Init */
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_SYSTEM_TICK_LOW,
+ (uint16_t)(currentTick & 0xFFFFU));
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* Configure the system clock */
- SystemClock_Config();
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_SYSTEM_TICK_HIGH,
+ (uint16_t)(currentTick >> 16U));
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* USER CODE BEGIN SysInit */
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_LAST_STATUS,
+ (uint16_t)ModbusLastStatus);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* USER CODE END SysInit */
+ status = ModbusSetHoldingRegister(&ModbusSlave,
+ APP_MODBUS_REG_LAST_FRAME_LENGTH,
+ ModbusFrameLength);
+
+ return status;
+}
- /* Initialize all configured peripherals */
- MX_GPIO_Init();
- MX_USART1_UART_Init(); /* 初始化 Modbus 通信串口 (USART1, 9600-8-N-1) */
- /* USER CODE BEGIN 2 */
+/**
+ * @brief 将线圈 0 至 7 的状态同步到 PLC Q0 至 Q7 输出。
+ * @return 成功返回 MODBUS_STATUS_OK；失败返回错误状态。
+ */
+static MODBUS_STATUS AppSyncCoilsToGpio(void)
+{
+ MODBUS_STATUS status;
+ uint16_t coilAddress;
+ uint8_t coilValue;
+ GPIO_PinState pinState;
+
+ for (coilAddress = 0U; coilAddress < APP_MODBUS_OUTPUT_COIL_COUNT;
+ coilAddress++) {
+ status = ModbusGetCoil(&ModbusSlave, coilAddress, &coilValue);
+ if (status != MODBUS_STATUS_OK) {
+ return status;
+ }
- /* uC/OS-II 初始化 */
- OSInit();
+ pinState = (coilValue != 0U) ? GPIO_PIN_RESET : GPIO_PIN_SET;
+ HAL_GPIO_WritePin(AppOutputPorts[coilAddress],
+ AppOutputPins[coilAddress], pinState);
+ }
- /* 创建启动任务 */
- OSTaskCreateExt(App_TaskStart,
- (void *)0,
- (OS_STK *)&App_TaskStartStk[APP_TASK_START_STK_SIZE - 1u],
- APP_TASK_START_PRIO,
- APP_TASK_START_PRIO,
- (OS_STK *)&App_TaskStartStk[0],
- APP_TASK_START_STK_SIZE,
- (void *)0,
- OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
+ return MODBUS_STATUS_OK;
+}
- /* 启动 uC/OS-II 多任务调度 */
- OSStart();
+/**
+ * @brief 处理已封存的 Modbus RTU 请求帧。
+ * @param[in] rxLength 请求帧长度。
+ */
+static void AppProcessFrame(uint16_t rxLength)
+{
+ HAL_StatusTypeDef halStatus;
+ MODBUS_STATUS status;
+ uint16_t txLength;
+ uint8_t isWriteOperation;
+
+ isWriteOperation = 0U;
+
+ if ((rxLength == 0U) || (rxLength > MODBUS_RX_BUF_SIZE)) {
+ ModbusLastStatus = MODBUS_STATUS_FRAME_ERROR;
+ ModbusProtocolErrorCount++;
+ return;
+ }
+
+ if (ModbusRxOverflow != 0U) {
+ ModbusLastStatus = MODBUS_STATUS_FRAME_ERROR;
+ ModbusProtocolErrorCount++;
+ return;
+ }
+
+ status = ModbusProcessFrame(&ModbusSlave, ModbusRxBuffer, rxLength,
+ ModbusTxBuffer, MODBUS_TX_BUF_SIZE,
+ &txLength);
+ ModbusLastStatus = status;
+ if (AppIsModbusStatusAccepted(status) != 0U) {
+ ModbusLastActivityTick = OSTimeGet();
+ ModbusHasActivity = 1U;
+ if (AppIsModbusWriteFunction(
+ ModbusRxBuffer[APP_MODBUS_FUNCTION_INDEX]) != 0U) {
+ ModbusOperationRxCount++;
+ isWriteOperation = 1U;
+ }
+ }
+ else if (status != MODBUS_STATUS_IGNORED) {
+ ModbusProtocolErrorCount++;
+ }
- /* USER CODE END 2 */
+ if ((status == MODBUS_STATUS_OK) || (status == MODBUS_STATUS_BROADCAST)) {
+ status = AppSyncCoilsToGpio();
+ if (status != MODBUS_STATUS_OK) {
+ ModbusProtocolErrorCount++;
+ }
+ }
- /* Infinite loop */
- /* USER CODE BEGIN WHILE */
- while (1)
- {
- /* USER CODE END WHILE */
+ status = AppUpdateStatusRegisters();
+ if (status != MODBUS_STATUS_OK) {
+ ModbusProtocolErrorCount++;
+ }
- /* USER CODE BEGIN 3 */
- }
- /* USER CODE END 3 */
+ if (txLength > 0U) {
+ halStatus = AppTransmitResponse(txLength);
+ if (halStatus != HAL_OK) {
+ ModbusProtocolErrorCount++;
+ }
+ else if (isWriteOperation != 0U) {
+ ModbusOperationTxCount++;
+ }
+ }
}
/**
- * @brief System Clock Configuration
- * @retval None
- */
-void SystemClock_Config(void)
+ * @brief 记录中断上下文中无法立即恢复的通信错误。
+ */
+static void AppRecordIsrError(void)
{
- RCC_OscInitTypeDef RCC_OscInitStruct = {0};
- RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
-
- /** Configure the main internal regulator output voltage
- */
- __HAL_RCC_PWR_CLK_ENABLE();
- __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
- /** Initializes the RCC Oscillators according to the specified parameters
- * in the RCC_OscInitTypeDef structure.
- */
- RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
- RCC_OscInitStruct.HSIState = RCC_HSI_ON;
- RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
- RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
- if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
- {
- Error_Handler();
- }
- /** Initializes the CPU, AHB and APB buses clocks
- */
- RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
- |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
- RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
- RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
- RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
- RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
-
- if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
- {
- Error_Handler();
- }
+ ModbusReceiveErrorCount++;
}
/**
- * @brief GPIO Initialization Function
- * @param None
- * @retval None
- */
-static void MX_GPIO_Init(void)
+ * @brief Modbus 协议处理任务。
+ * @param[in] argument 未使用。
+ */
+static void AppTaskModbus(void *argument)
{
- GPIO_InitTypeDef GPIO_InitStruct = {0};
+ HAL_StatusTypeDef halStatus;
+ INT8U osError;
+ uint16_t rxLength;
+
+ (void)argument;
+ if (ModbusSlaveInit(&ModbusSlave, MODBUS_SLAVE_ADDR_DEFAULT)
+ != MODBUS_STATUS_OK) {
+ Error_Handler();
+ }
- /* GPIO Ports Clock Enable */
- __HAL_RCC_GPIOH_CLK_ENABLE();
- __HAL_RCC_GPIOF_CLK_ENABLE();
+ if (AppSyncCoilsToGpio() != MODBUS_STATUS_OK) {
+ Error_Handler();
+ }
- /*Configure GPIO pin : PF6 */
- GPIO_InitStruct.Pin = GPIO_PIN_6;
- GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
- GPIO_InitStruct.Pull = GPIO_PULLUP;
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
+ if (AppUpdateStatusRegisters() != MODBUS_STATUS_OK) {
+ Error_Handler();
+ }
-}
+ halStatus = AppStartUartReception();
+ if (halStatus != HAL_OK) {
+ Error_Handler();
+ }
-/* USER CODE BEGIN 4 */
+ while (1) {
+ OSSemPend(ModbusFrameSem, 0U, &osError);
+ if (osError != OS_ERR_NONE) {
+ ModbusSemaphoreErrorCount++;
+ continue;
+ }
+
+ rxLength = AppGetReadyFrameLength();
+ if (rxLength > 0U) {
+ AppProcessFrame(rxLength);
+
+ halStatus = AppStartUartReception();
+ if (halStatus != HAL_OK) {
+ ModbusReceiveErrorCount++;
+ }
+ }
+ else if (AppUpdateStatusRegisters() != MODBUS_STATUS_OK) {
+ ModbusProtocolErrorCount++;
+ }
+ }
+}
-/*
-*********************************************************************************************************
-* USART1 初始化
-*********************************************************************************************************
-*/
-static void MX_USART1_UART_Init(void)
+/**
+ * @brief 定期检测接收静默时间并判断 Modbus RTU 帧结束。
+ * @param[in] argument 未使用。
+ */
+static void AppTaskT35(void *argument)
{
- huart1.Instance = USART1;
- huart1.Init.BaudRate = 9600u;
- huart1.Init.WordLength = UART_WORDLENGTH_8B;
- huart1.Init.StopBits = UART_STOPBITS_1;
- huart1.Init.Parity = UART_PARITY_NONE;
- huart1.Init.Mode = UART_MODE_TX_RX;
- huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
- huart1.Init.OverSampling = UART_OVERSAMPLING_16;
- HAL_UART_Init(&huart1);
+ INT8U osError;
+ uint16_t updateElapsedTicks;
+
+ (void)argument;
+ updateElapsedTicks = 0U;
+
+ while (1) {
+ OSTimeDly(APP_MODBUS_T35_CHECK_TICKS);
+ (void)AppSealReceivedFrame();
+
+ updateElapsedTicks += APP_MODBUS_T35_CHECK_TICKS;
+ if (updateElapsedTicks >= APP_MODBUS_STATUS_UPDATE_TICKS) {
+ updateElapsedTicks = 0U;
+ osError = AppPostModbusFrameSem();
+ if (osError != OS_ERR_NONE) {
+ ModbusSemaphoreErrorCount++;
+ }
+ }
+ }
}
-/* USER CODE END 4 */
+/**
+ * @brief USART1 单字节接收完成回调。
+ * @param[in] uartHandle 触发回调的串口句柄。
+ */
+void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uartHandle)
+{
+ HAL_StatusTypeDef halStatus;
+
+ if ((uartHandle == NULL) || (uartHandle->Instance != USART1)) {
+ return;
+ }
+
+ if (ModbusFrameReady != 0U) {
+ return;
+ }
+
+ if (ModbusRxLength >= MODBUS_RX_BUF_SIZE) {
+ ModbusRxOverflow = 1U;
+ return;
+ }
+
+ ModbusRxLength++;
+ ModbusLastRxTick = OSTimeGet();
+ if (ModbusRxLength >= MODBUS_RX_BUF_SIZE) {
+ ModbusRxOverflow = 1U;
+ return;
+ }
+
+ halStatus = HAL_UART_Receive_IT(&Uart1Handle,
+ &ModbusRxBuffer[ModbusRxLength], 1U);
+ if (halStatus != HAL_OK) {
+ AppRecordIsrError();
+ }
+}
/**
- * @brief This function is executed in case of error occurrence.
- * @retval None
- */
-void Error_Handler(void)
+ * @brief USART1 通信错误回调。
+ * @param[in] uartHandle 触发回调的串口句柄。
+ */
+void HAL_UART_ErrorCallback(UART_HandleTypeDef *uartHandle)
{
- /* USER CODE BEGIN Error_Handler_Debug */
- /* User can add his own implementation to report the HAL error return state */
- __disable_irq();
- while (1)
- {
- }
- /* USER CODE END Error_Handler_Debug */
+ if ((uartHandle == NULL) || (uartHandle->Instance != USART1)) {
+ return;
+ }
+
+ ModbusRxOverflow = 1U;
+ ModbusLastRxTick = OSTimeGet();
+ AppRecordIsrError();
}
-#ifdef USE_FULL_ASSERT
/**
- * @brief Reports the name of the source file and the source line number
- * where the assert_param error has occurred.
- * @param file: pointer to the source file name
- * @param line: assert_param error line source number
- * @retval None
- */
-void assert_failed(uint8_t *file, uint32_t line)
+ * @brief USART1 中断发送完成回调。
+ * @param[in] uartHandle 触发回调的串口句柄。
+ */
+void HAL_UART_TxCpltCallback(UART_HandleTypeDef *uartHandle)
{
- /* USER CODE BEGIN 6 */
- /* User can add his own implementation to report the file name and line number,
- ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
- /* USER CODE END 6 */
+ INT8U osError;
+
+ if ((uartHandle == NULL) || (uartHandle->Instance != USART1)) {
+ return;
+ }
+
+ osError = OSSemPost(ModbusTxSem);
+ if (osError != OS_ERR_NONE) {
+ ModbusSemaphoreErrorCount++;
+ }
}
-#endif /* USE_FULL_ASSERT */
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+/**
+ * @brief 进入不可恢复错误状态。
+ */
+void Error_Handler(void)
+{
+ __disable_irq();
+
+ while (1) {
+ }
+}
diff --git a/Core/Src/stm32f4xx_hal_msp.c b/Core/Src/stm32f4xx_hal_msp.c
index 9760f57..b752634 100644
--- a/Core/Src/stm32f4xx_hal_msp.c
+++ b/Core/Src/stm32f4xx_hal_msp.c
@@ -1,119 +1,46 @@
-/* USER CODE BEGIN Header */
/**
- ******************************************************************************
- * @file stm32f4xx_hal_msp.c
- * @brief This file provides code for the MSP Initialization
- * and de-Initialization codes.
- ******************************************************************************
- * @attention
- *
- * © Copyright (c) 2026 STMicroelectronics.
- * All rights reserved.
- *
- * This software component is licensed by ST under BSD 3-Clause license,
- * the "License"; You may not use this file except in compliance with the
- * License. You may obtain a copy of the License at:
- * opensource.org/licenses/BSD-3-Clause
- *
- ******************************************************************************
- */
-/* USER CODE END Header */
+ * @file stm32f4xx_hal_msp.c
+ * @brief STM32 HAL 底层初始化实现。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 配置 USART1 的 Modbus RTU 引脚和中断。
+ */
-/* Includes ------------------------------------------------------------------*/
#include "main.h"
-/* USER CODE BEGIN Includes */
-/* USER CODE END Includes */
-
-/* Private typedef -----------------------------------------------------------*/
-/* USER CODE BEGIN TD */
-
-/* USER CODE END TD */
-
-/* Private define ------------------------------------------------------------*/
-/* USER CODE BEGIN Define */
-
-/* USER CODE END Define */
-
-/* Private macro -------------------------------------------------------------*/
-/* USER CODE BEGIN Macro */
-
-/* USER CODE END Macro */
-
-/* Private variables ---------------------------------------------------------*/
-/* USER CODE BEGIN PV */
-
-/* USER CODE END PV */
-
-/* Private function prototypes -----------------------------------------------*/
-/* USER CODE BEGIN PFP */
-
-/* USER CODE END PFP */
-
-/* External functions --------------------------------------------------------*/
-/* USER CODE BEGIN ExternalFunctions */
-
-/* USER CODE END ExternalFunctions */
-
-/* USER CODE BEGIN 0 */
-
-/* USER CODE END 0 */
/**
- * Initializes the Global MSP.
- */
+ * @brief 初始化全局 MSP 资源。
+ */
void HAL_MspInit(void)
{
- /* USER CODE BEGIN MspInit 0 */
-
- /* USER CODE END MspInit 0 */
-
- __HAL_RCC_SYSCFG_CLK_ENABLE();
- __HAL_RCC_PWR_CLK_ENABLE();
-
- /* System interrupt init*/
-
- /* USER CODE BEGIN MspInit 1 */
-
- /* USER CODE END MspInit 1 */
+ __HAL_RCC_SYSCFG_CLK_ENABLE();
+ __HAL_RCC_PWR_CLK_ENABLE();
}
-/* USER CODE BEGIN 1 */
-
-/*
-*********************************************************************************************************
-* USART1 MSP 初始化
-*********************************************************************************************************
-*/
-void HAL_UART_MspInit(UART_HandleTypeDef *huart)
+/**
+ * @brief 初始化 USART1 时钟、引脚和中断。
+ * @param[in] uartHandle 待初始化的 UART 句柄。
+ */
+void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle)
{
- GPIO_InitTypeDef GPIO_InitStruct = {0};
+ GPIO_InitTypeDef gpioConfig = {0};
- if (huart->Instance == USART1) {
- /* 使能 USART1 和 GPIOA 时钟 */
- __HAL_RCC_USART1_CLK_ENABLE();
- __HAL_RCC_GPIOA_CLK_ENABLE();
+ if ((uartHandle == NULL) || (uartHandle->Instance != USART1)) {
+ return;
+ }
- /* PA9: USART1_TX (AF7, Push-Pull) */
- GPIO_InitStruct.Pin = GPIO_PIN_9;
- GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
- GPIO_InitStruct.Pull = GPIO_PULLUP;
- GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
- GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+ __HAL_RCC_USART1_CLK_ENABLE();
+ __HAL_RCC_GPIOA_CLK_ENABLE();
- /* PA10: USART1_RX (AF7, Input) */
- GPIO_InitStruct.Pin = GPIO_PIN_10;
- GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
- GPIO_InitStruct.Pull = GPIO_PULLUP;
- GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
- HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+ gpioConfig.Pin = GPIO_PIN_9 | GPIO_PIN_10;
+ gpioConfig.Mode = GPIO_MODE_AF_PP;
+ gpioConfig.Pull = GPIO_NOPULL;
+ gpioConfig.Speed = GPIO_SPEED_FREQ_HIGH;
+ gpioConfig.Alternate = GPIO_AF7_USART1;
+ HAL_GPIO_Init(GPIOA, &gpioConfig);
- /* 使能 USART1 中断 */
- HAL_NVIC_SetPriority(USART1_IRQn, 6u, 0u);
- HAL_NVIC_EnableIRQ(USART1_IRQn);
- }
+ HAL_NVIC_SetPriority(USART1_IRQn, 6U, 0U);
+ HAL_NVIC_EnableIRQ(USART1_IRQn);
}
-
-/* USER CODE END 1 */
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Core/Src/stm32f4xx_it.c b/Core/Src/stm32f4xx_it.c
index a6ecab5..70979a9 100644
--- a/Core/Src/stm32f4xx_it.c
+++ b/Core/Src/stm32f4xx_it.c
@@ -1,216 +1,102 @@
-/* USER CODE BEGIN Header */
/**
- ******************************************************************************
- * @file stm32f4xx_it.c
- * @brief Interrupt Service Routines.
- ******************************************************************************
- * @attention
- *
- * © Copyright (c) 2026 STMicroelectronics.
- * All rights reserved.
- *
- * This software component is licensed by ST under BSD 3-Clause license,
- * the "License"; You may not use this file except in compliance with the
- * License. You may obtain a copy of the License at:
- * opensource.org/licenses/BSD-3-Clause
- *
- ******************************************************************************
- */
-/* USER CODE END Header */
+ * @file stm32f4xx_it.c
+ * @brief STM32F407 中断服务程序。
+ * @version 2.0
+ * @author zengbingjie
+ * @date 2026-07-29
+ * @copyright 版权所有 (c) 2026 Xinje Electric。
+ * @note 修改记录：2.0 适配 uC/OS-II 和 USART1 Modbus 中断。
+ */
-/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "stm32f4xx_it.h"
-/* Private includes ----------------------------------------------------------*/
-/* USER CODE BEGIN Includes */
-#include
-/* USER CODE END Includes */
-/* Private typedef -----------------------------------------------------------*/
-/* USER CODE BEGIN TD */
-
-/* USER CODE END TD */
-
-/* Private define ------------------------------------------------------------*/
-/* USER CODE BEGIN PD */
-
-/* USER CODE END PD */
-
-/* Private macro -------------------------------------------------------------*/
-/* USER CODE BEGIN PM */
-
-/* USER CODE END PM */
-
-/* Private variables ---------------------------------------------------------*/
-/* USER CODE BEGIN PV */
-
-/* USER CODE END PV */
-
-/* Private function prototypes -----------------------------------------------*/
-/* USER CODE BEGIN PFP */
-
-/* USER CODE END PFP */
-
-/* Private user code ---------------------------------------------------------*/
-/* USER CODE BEGIN 0 */
-
-/* USER CODE END 0 */
-
-/* External variables --------------------------------------------------------*/
-
-/* USER CODE BEGIN EV */
-
-/* USER CODE END EV */
-
-/******************************************************************************/
-/* Cortex-M4 Processor Interruption and Exception Handlers */
-/******************************************************************************/
/**
- * @brief This function handles Non maskable interrupt.
- */
+ * @brief 处理不可屏蔽中断。
+ */
void NMI_Handler(void)
{
- /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
-
- /* USER CODE END NonMaskableInt_IRQn 0 */
- /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
- while (1)
- {
- }
- /* USER CODE END NonMaskableInt_IRQn 1 */
+ while (1) {
+ }
}
/**
- * @brief This function handles Hard fault interrupt.
- */
+ * @brief 处理硬件错误中断。
+ */
void HardFault_Handler(void)
{
- /* USER CODE BEGIN HardFault_IRQn 0 */
-
- /* USER CODE END HardFault_IRQn 0 */
- while (1)
- {
- /* USER CODE BEGIN W1_HardFault_IRQn 0 */
- /* USER CODE END W1_HardFault_IRQn 0 */
- }
+ while (1) {
+ }
}
/**
- * @brief This function handles Memory management fault.
- */
+ * @brief 处理内存管理错误中断。
+ */
void MemManage_Handler(void)
{
- /* USER CODE BEGIN MemoryManagement_IRQn 0 */
-
- /* USER CODE END MemoryManagement_IRQn 0 */
- while (1)
- {
- /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
- /* USER CODE END W1_MemoryManagement_IRQn 0 */
- }
+ while (1) {
+ }
}
/**
- * @brief This function handles Pre-fetch fault, memory access fault.
- */
+ * @brief 处理总线错误中断。
+ */
void BusFault_Handler(void)
{
- /* USER CODE BEGIN BusFault_IRQn 0 */
-
- /* USER CODE END BusFault_IRQn 0 */
- while (1)
- {
- /* USER CODE BEGIN W1_BusFault_IRQn 0 */
- /* USER CODE END W1_BusFault_IRQn 0 */
- }
+ while (1) {
+ }
}
/**
- * @brief This function handles Undefined instruction or illegal state.
- */
+ * @brief 处理用法错误中断。
+ */
void UsageFault_Handler(void)
{
- /* USER CODE BEGIN UsageFault_IRQn 0 */
-
- /* USER CODE END UsageFault_IRQn 0 */
- while (1)
- {
- /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
- /* USER CODE END W1_UsageFault_IRQn 0 */
- }
+ while (1) {
+ }
}
/**
- * @brief This function handles System service call via SWI instruction.
- */
+ * @brief 处理系统服务调用中断。
+ */
void SVC_Handler(void)
{
- /* USER CODE BEGIN SVCall_IRQn 0 */
-
- /* USER CODE END SVCall_IRQn 0 */
- /* USER CODE BEGIN SVCall_IRQn 1 */
-
- /* USER CODE END SVCall_IRQn 1 */
}
/**
- * @brief This function handles Debug monitor.
- */
+ * @brief 处理调试监控中断。
+ */
void DebugMon_Handler(void)
{
- /* USER CODE BEGIN DebugMonitor_IRQn 0 */
-
- /* USER CODE END DebugMonitor_IRQn 0 */
- /* USER CODE BEGIN DebugMonitor_IRQn 1 */
-
- /* USER CODE END DebugMonitor_IRQn 1 */
}
/**
- * @brief This function handles Pendable request for system service.
- */
+ * @brief 处理 PendSV 上下文切换中断。
+ */
void PendSV_Handler(void)
{
- /* USER CODE BEGIN PendSV_IRQn 0 */
-
- /* USER CODE END PendSV_IRQn 0 */
- /* USER CODE BEGIN PendSV_IRQn 1 */
-
- /* USER CODE END PendSV_IRQn 1 */
}
/**
- * @brief This function handles System tick timer.
- */
+ * @brief 处理 1 ms 系统节拍中断。
+ */
void SysTick_Handler(void)
{
- /* USER CODE BEGIN SysTick_IRQn 0 */
+ if (OSRunning == OS_TRUE) {
+ OSIntEnter();
+ OSTimeTick();
+ OSIntExit();
+ }
- /* USER CODE END SysTick_IRQn 0 */
- if (OSRunning == OS_TRUE) {
- OSIntEnter();
- OSTimeTick();
- OSIntExit();
- }
- HAL_IncTick();
- /* USER CODE BEGIN SysTick_IRQn 1 */
-
- /* USER CODE END SysTick_IRQn 1 */
+ HAL_IncTick();
}
-/******************************************************************************/
-/* STM32F4xx Peripheral Interrupt Handlers */
-/* Add here the Interrupt Handlers for the used peripherals. */
-/* For the available peripheral interrupt handler names, */
-/* please refer to the startup file (startup_stm32f4xx.s). */
-/******************************************************************************/
-
-/* USER CODE BEGIN 1 */
-
+/**
+ * @brief 处理 USART1 的 Modbus 收发中断。
+ */
void USART1_IRQHandler(void)
{
- HAL_UART_IRQHandler(&huart1);
+ OSIntEnter();
+ HAL_UART_IRQHandler(&Uart1Handle);
+ OSIntExit();
}
-
-/* USER CODE END 1 */
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/EWARM/Modbus.dep b/EWARM/Modbus.dep
index f2fd830..4b3482d 100644
--- a/EWARM/Modbus.dep
+++ b/EWARM/Modbus.dep
@@ -1,458 +1,798 @@
4
- 4132343690
+ 2079732971
Modbus
- $PROJ_DIR$\Modbus\Obj\main.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.xcl
- $PROJ_DIR$\Modbus\Exe\Modbus.out
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.xcl
- $PROJ_DIR$\Modbus\Exe\Modbus.hex
- $PROJ_DIR$\Modbus\Obj\main.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_msp.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.o
- $PROJ_DIR$\Modbus\Obj\system_stm32f4xx.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_it.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc.xcl
- $PROJ_DIR$\Modbus\Obj\modbus.__cstat.et
- $PROJ_DIR$\Modbus\Obj\startup_stm32f407xx.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.xcl
- $PROJ_DIR$\Modbus\Obj\modbus.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_msp.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_exti.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.o
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
- $PROJ_DIR$\..\Core\OS\Ports\os_cpu_c.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
- $PROJ_DIR$\..\Core\OS\Cfg\app_hooks.c
- $PROJ_DIR$\..\Core\Src\main.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
$PROJ_DIR$\..\Core\OS\Ports\os_dbg.c
+ $PROJ_DIR$\..\Core\OS\Source\ucos_ii.c
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu_c.c
$PROJ_DIR$\startup_stm32f407xx.s
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_it.c
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_hal_msp.c
$PROJ_DIR$\..\Core\OS\Ports\os_cpu_a.asm
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
+ $PROJ_DIR$\..\Core\OS\Cfg\app_hooks.c
+ $PROJ_DIR$\..\Core\Src\main.c
$PROJ_DIR$\..\Core\Modbus\modbus.c
- $PROJ_DIR$\..\Core\Src\stm32f4xx_it.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
+ $PROJ_DIR$\..\Core\Src\system_stm32f4xx.c
$PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
$PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
+ $PROJ_DIR$\Modbus\Obj\app_hooks.o
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
$PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c
- $PROJ_DIR$\..\Core\Src\stm32f4xx_hal_msp.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
- $PROJ_DIR$\..\Core\Src\system_stm32f4xx.c
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.xcl
$PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
- $PROJ_DIR$\..\Core\OS\Source\ucos_ii.c
- $PROJ_DIR$\Modbus\Obj\os_cpu_a.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\app_hooks.o
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.xcl
+ $PROJ_DIR$\Modbus\Obj\os_dbg.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.xcl
$PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\os_dbg.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_it.o
+ $PROJ_DIR$\Modbus\Obj\ucos_ii.o
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.o
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_exti.o
$PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_exti.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.o
$PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.xcl
$PROJ_DIR$\Modbus\Obj\app_hooks.xcl
- $PROJ_DIR$\Modbus\Obj\app_hooks.__cstat.et
- $PROJ_DIR$\Modbus\Obj\main.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.__cstat.et
- $PROJ_DIR$\Modbus\Obj\ucos_ii.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc.o
- $PROJ_DIR$\Modbus\Obj\ucos_ii.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_exti.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.o
- $PROJ_DIR$\Modbus\Obj\os_dbg.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma.xcl
- $PROJ_DIR$\Modbus\Obj\os_dbg.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.o
+ $PROJ_DIR$\Modbus\Exe\Modbus.out
$PROJ_DIR$\Modbus\Obj\os_cpu_c.__cstat.et
- $PROJ_DIR$\Modbus\Obj\os_dbg.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\os_cpu_c.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.__cstat.et
$PROJ_DIR$\Modbus\Obj\ucos_ii.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_it.__cstat.et
- $PROJ_DIR$\Modbus\Obj\os_cpu_c.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_msp.o
+ $PROJ_DIR$\Modbus\Obj\os_cpu_c.o
$PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ex.o
- $PROJ_DIR$\Modbus\Obj\system_stm32f4xx.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.o
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr_ex.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc.o
+ $PROJ_DIR$\Modbus\Obj\app_hooks.__cstat.et
$PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_msp.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_uart.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc_ex.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\system_stm32f4xx.o
$PROJ_DIR$\Modbus\Obj\stm32f4xx_it.xcl
+ $PROJ_DIR$\Modbus\Obj\ucos_ii.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\startup_stm32f407xx.o
+ $PROJ_DIR$\Modbus\Obj\system_stm32f4xx.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_exti.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_cortex.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_gpio.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.o
+ $PROJ_DIR$\Modbus\Obj\modbus.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.o
+ $PROJ_DIR$\Modbus\Obj\main.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_uart.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_rcc.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\os_cpu_c.xcl
+ $PROJ_DIR$\Modbus\Obj\os_cpu_a.o
+ $PROJ_DIR$\Modbus\Obj\modbus.xcl
+ $PROJ_DIR$\Modbus\Obj\modbus.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\main.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.o
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_dma_ex.xcl
$PROJ_DIR$\Modbus\Obj\system_stm32f4xx.xcl
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.__cstat.et
- $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim_ex.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_tim.o
+ $PROJ_DIR$\Modbus\Obj\Modbus.pbd
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_pwr.xcl
+ $PROJ_DIR$\Modbus\Obj\main.xcl
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_uart.xcl
+ $PROJ_DIR$\Modbus\Obj\os_dbg.__cstat.et
+ $PROJ_DIR$\Modbus\Exe\Modbus.hex
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_it.__cstat.et
+ $PROJ_DIR$\Modbus\Obj\stm32f4xx_hal_msp.xcl
+ $PROJ_DIR$\..\Core\OS\Source\os_core.c
+ $PROJ_DIR$\..\Core\Inc\main.h
+ $PROJ_DIR$\..\Core\Modbus\modbus.h
+ $PROJ_DIR$\..\Core\Inc\stm32f4xx_it.h
+ $PROJ_DIR$\..\Core\OS\Source\os.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h
+ $PROJ_DIR$\..\Core\Inc\stm32f4xx_hal_conf.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Include\cmsis_version.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h
+ $TOOLKIT_DIR$\inc\c\DLib_Defaults.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Include\mpu_armv7.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h
+ $TOOLKIT_DIR$\inc\c\iccarm_builtin.h
+ $TOOLKIT_DIR$\inc\c\DLib_Product.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h
+ $TOOLKIT_DIR$\inc\c\stddef.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_exti.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h
+ $TOOLKIT_DIR$\inc\c\ysizet.h
+ $TOOLKIT_DIR$\inc\c\yvals.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Include\core_cm4.h
+ $TOOLKIT_DIR$\inc\c\DLib_Config_Full.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h
+ $TOOLKIT_DIR$\inc\c\stdint.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f407xx.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h
+ $TOOLKIT_DIR$\inc\c\ycheck.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Include\cmsis_iccarm.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h
+ $PROJ_DIR$\..\Drivers\CMSIS\Include\cmsis_compiler.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h
+ $PROJ_DIR$\..\Core\OS\Cfg\os_cfg.h
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h
+ $PROJ_DIR$\..\Core\OS\Source\ucos_ii.h
+ $PROJ_DIR$\..\Core\OS\Cfg\app_cfg.h
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu.h
+ $PROJ_DIR$\..\Core\OS\Source\os_trace.h
+ $PROJ_DIR$\..\Core\OS\Source\os_flag.c
+ $TOOLKIT_DIR$\lib\shb_l.a
+ $PROJ_DIR$\..\Core\OS\Source\os_tmr.c
+ $PROJ_DIR$\..\Core\OS\Source\os_time.c
+ $PROJ_DIR$\stm32f407xx_flash.icf
+ $PROJ_DIR$\..\Core\OS\Source\os_sem.c
+ $PROJ_DIR$\..\Core\OS\Source\os_mutex.c
+ $TOOLKIT_DIR$\lib\m7M_tls.a
+ $TOOLKIT_DIR$\lib\dl7M_tln.a
+ $PROJ_DIR$\..\Core\OS\Source\os_mbox.c
+ $PROJ_DIR$\..\Core\OS\Source\os_task.c
+ $PROJ_DIR$\..\Core\OS\Source\os_mem.c
+ $PROJ_DIR$\..\Core\OS\Source\os_q.c
+ $TOOLKIT_DIR$\lib\rt7M_tl.a
+ $PROJ_DIR$\Modbus\List\Modbus.map
[ROOT_NODE]
ILINK
- 2
+ 52 166
- $PROJ_DIR$\Modbus\Exe\Modbus.out
+ $PROJ_DIR$\..\Core\OS\Ports\os_dbg.c
- OBJCOPY
- 6
+ ICCARM
+ 27
+
+
+ __cstat
+ 103
+
+
+ BICOMP
+ 31
+
+
+ ICCARM
+ 148 149 146 150 151
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
+ $PROJ_DIR$\..\Core\OS\Source\ucos_ii.c
+
+ ICCARM
+ 34
+
__cstat
- 60
+ 73
BICOMP
- 17
+ 54
+
+
+ ICCARM
+ 148 149 146 150 151 107 152 161 163 158 164 157 162 155 154
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu_c.c
+
+ ICCARM
+ 56
+
__cstat
- 75
+ 53
BICOMP
- 1
+ 87
+
+
+ ICCARM
+ 148 149 146 150 151
+
+
- $PROJ_DIR$\..\Core\OS\Ports\os_cpu_c.c
+ $PROJ_DIR$\startup_stm32f407xx.s
+
+
+ AARM
+ 74
+
+
+
+
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_it.c
+
+ ICCARM
+ 33
+
__cstat
- 82
+ 105
BICOMP
- 89
+ 72
+
+
+ ICCARM
+ 108 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145 149 146 148 150 151 110
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_hal_msp.c
+
+ ICCARM
+ 55
+
__cstat
- 58
+ 64
BICOMP
- 22
+ 106
+
+
+
+
+ ICCARM
+ 108 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145 149 146 148 150 151
+
+
+
+
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu_a.asm
+
+
+ AARM
+ 88
$PROJ_DIR$\..\Core\OS\Cfg\app_hooks.c
+
+ ICCARM
+ 16
+
__cstat
- 65
+ 63
BICOMP
- 64
+ 50
+
+
+ ICCARM
+ 111 148 149 146 150 151
+
+
$PROJ_DIR$\..\Core\Src\main.c
+
+ ICCARM
+ 91
+
__cstat
- 66
+ 83
BICOMP
- 7
+ 101
+
+
+ ICCARM
+ 108 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145 149 146 148 150 151 109
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
+ $PROJ_DIR$\..\Core\Modbus\modbus.c
+
+ ICCARM
+ 81
+
__cstat
- 68
+ 90
BICOMP
- 10
+ 89
+
+
+ ICCARM
+ 109 126 138 130 117 132 122 129 135
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
+
+ ICCARM
+ 68
+
__cstat
- 76
+ 41
BICOMP
- 4
+ 26
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\OS\Ports\os_dbg.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c
+
+ ICCARM
+ 84
+
__cstat
- 78
+ 66
BICOMP
- 80
+ 102
-
-
- $PROJ_DIR$\startup_stm32f407xx.s
-
+
- AARM
- 19
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
-
+
- $PROJ_DIR$\..\Core\OS\Ports\os_cpu_a.asm
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
- AARM
- 57
+ ICCARM
+ 47
+
+
+ __cstat
+ 86
+
+
+ BICOMP
+ 94
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
+ $PROJ_DIR$\..\Core\Src\system_stm32f4xx.c
+
+ ICCARM
+ 71
+
__cstat
- 84
+ 75
BICOMP
- 5
+ 95
+
+
+ ICCARM
+ 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 112 113 114 137 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\Modbus\modbus.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
+
+ ICCARM
+ 20
+
__cstat
- 18
+ 79
+
+
+ BICOMP
+ 58
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\Src\stm32f4xx_it.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
+
+ ICCARM
+ 82
+
__cstat
- 88
+ 65
BICOMP
- 97
+ 49
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
+
+ ICCARM
+ 98
+
__cstat
- 67
+ 69
BICOMP
- 21
+ 97
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
+
+ ICCARM
+ 93
+
__cstat
- 63
+ 70
BICOMP
- 28
+ 96
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c
+
+ ICCARM
+ 45
+
__cstat
- 11
+ 46
BICOMP
- 79
+ 76
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
+
+ ICCARM
+ 51
+
__cstat
- 91
+ 32
BICOMP
- 15
+ 22
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
+
+ ICCARM
+ 80
+
__cstat
- 99
+ 60
BICOMP
100
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
- __cstat
+ ICCARM
61
+
+ __cstat
+ 67
+
BICOMP
- 27
+ 77
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\Src\stm32f4xx_hal_msp.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
+
+ ICCARM
+ 57
+
__cstat
- 96
+ 92
BICOMP
- 8
+ 29
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
+
+ ICCARM
+ 62
+
__cstat
- 69
+ 30
BICOMP
- 26
+ 85
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
+
+ ICCARM
+ 78
+
__cstat
- 86
+ 59
BICOMP
- 23
+ 43
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\Src\system_stm32f4xx.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
+
+ ICCARM
+ 48
+
__cstat
- 93
+ 21
BICOMP
- 98
+ 28
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
+
+ ICCARM
+ 36
+
__cstat
- 74
+ 44
BICOMP
- 81
+ 42
+
+
+ ICCARM
+ 112 113 114 137 120 136 131 135 138 130 117 132 122 115 142 139 121 119 123 133 126 129 134 140 141 127 143 144 116 124 118 125 128 147 145
+
+
- $PROJ_DIR$\..\Core\OS\Source\ucos_ii.c
+ $PROJ_DIR$\Modbus\Exe\Modbus.out
- __cstat
- 70
+ OBJCOPY
+ 104
- BICOMP
- 87
+ ILINK
+ 166
+
+
+ ILINK
+ 156 16 91 81 88 56 27 74 82 61 48 47 45 78 51 57 20 55 80 36 62 68 98 93 84 33 71 34 153 165 159 160
+
+
-
- [REBUILD_ALL]
-
diff --git a/EWARM/Modbus.ewp b/EWARM/Modbus.ewp
index 4161fc5..853e2c8 100644
--- a/EWARM/Modbus.ewp
+++ b/EWARM/Modbus.ewp
@@ -1,1169 +1,1186 @@
- 3
-
- Modbus
-
- ARM
-
- 1
-
- General
- 3
-
- 31
- 1
+ 3
+
+ Modbus
+
+ ARM
+
1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- ICCARM
- 2
-
- 35
- 1
- 1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- AARM
- 2
-
- 10
- 1
- 1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- OBJCOPY
- 0
-
- 1
- 1
- 1
-
-
-
-
-
-
-
-
- CUSTOM
- 3
-
-
-
- 0
-
-
-
- BICOMP
- 0
-
-
-
- BUILDACTION
- 1
-
-
-
-
-
-
- ILINK
- 0
-
- 22
- 1
- 1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- IARCHIVE
- 0
-
- 0
- 1
- 1
-
-
-
-
-
-
- BILINK
- 0
-
-
-
- Coder
- 0
-
-
-
-
- Application
+
+ General
+ 3
+
+ 31
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ ICCARM
+ 2
+
+ 35
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ AARM
+ 2
+
+ 10
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ OBJCOPY
+ 0
+
+ 1
+ 1
+ 1
+
+
+
+
+
+
+
+
+ CUSTOM
+ 3
+
+
+
+ 0
+
+
+
+ BICOMP
+ 0
+
+
+
+ BUILDACTION
+ 1
+
+
+
+
+
+
+ ILINK
+ 0
+
+ 23
+ 1
+ 1
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ IARCHIVE
+ 0
+
+ 0
+ 1
+ 1
+
+
+
+
+
+
+ BILINK
+ 0
+
+
+
+ Coder
+ 0
+
+
+
- EWARM
-
- $PROJ_DIR$/startup_stm32f407xx.s
-
+ Application
+
+ EWARM
+
+ $PROJ_DIR$\startup_stm32f407xx.s
+
+
+
+ uC-OS2
+
+ Cfg
+
+ $PROJ_DIR$\..\Core\OS\Cfg\app_hooks.c
+
+
+
+ Ports
+
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu_a.asm
+
+
+ $PROJ_DIR$\..\Core\OS\Ports\os_cpu_c.c
+
+
+ $PROJ_DIR$\..\Core\OS\Ports\os_dbg.c
+
+
+
+ Source
+
+ $PROJ_DIR$\..\Core\OS\Source\ucos_ii.c
+
+
+
+
+ User
+
+ Core
+
+ $PROJ_DIR$\..\Core\Src\main.c
+
+
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_hal_msp.c
+
+
+ $PROJ_DIR$\..\Core\Src\stm32f4xx_it.c
+
+
+
- User
-
- Core
-
- $PROJ_DIR$/../Core/Src/main.c
-
-
- $PROJ_DIR$/../Core/Src/stm32f4xx_it.c
-
-
- $PROJ_DIR$/../Core/Src/stm32f4xx_hal_msp.c
-
-
+ Drivers
+
+ CMSIS
+
+ $PROJ_DIR$\..\Core\Src\system_stm32f4xx.c
+
+
+
+ STM32F4xx_HAL_Driver
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
+
+
+ $PROJ_DIR$\..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c
+
+
- uC-OS2
-
- Source
+ Modbus
- $PROJ_DIR$/../Core/OS/Source/uCos_ii.c
+ $PROJ_DIR$\..\Core\Modbus\modbus.c
-
-
- Ports
-
- $PROJ_DIR$/../Core/OS/Ports/os_cpu_c.c
-
-
- $PROJ_DIR$/../Core/OS/Ports/os_cpu_a.asm
-
-
- $PROJ_DIR$/../Core/OS/Ports/os_dbg.c
-
-
-
- Cfg
-
- $PROJ_DIR$/../Core/OS/Cfg/app_hooks.c
-
-
-
-
-
- Modbus
-
- $PROJ_DIR$/../Core/Modbus/modbus.c
-
-
-
- Drivers
-
- STM32F4xx_HAL_Driver
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
-
-
- $PROJ_DIR$/../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c
-
-
-
- CMSIS
-
- $PROJ_DIR$/../Core/Src/system_stm32f4xx.c
-
-
-
diff --git a/EWARM/Modbus/Exe/Modbus.sim b/EWARM/Modbus/Exe/Modbus.sim
index 53d2064..0ffff51 100644
Binary files a/EWARM/Modbus/Exe/Modbus.sim and b/EWARM/Modbus/Exe/Modbus.sim differ
diff --git a/EWARM/Modbus/Obj/.ninja_log b/EWARM/Modbus/Obj/.ninja_log
index f5c7d44..fab028a 100644
--- a/EWARM/Modbus/Obj/.ninja_log
+++ b/EWARM/Modbus/Obj/.ninja_log
@@ -1,2 +1,72 @@
# ninja log v5
-# ninja log v5
+34 390 8070828551388656 ucos_ii.pbi 8d2ac5b9d103140d
+26 114 8070928010006759 modbus.pbi 619525046922d8c
+2528 3389 8070828581354535 stm32f4xx_hal_exti.pbi 3e347d0bb1d3798c
+1574 2528 8070828571037431 main.pbi 35262febfa1deec1
+114 599 8070928014884916 Modbus_part4.pbi a5f1633af49df1f3
+46 799 8070828555492769 stm32f4xx_hal.pbi 2c3a496029d4643a
+805 1829 8070828565666790 stm32f4xx_hal_msp.pbi 329860e7b1b76f81
+1641 2539 8070828571567703 stm32f4xx_it.pbi 5f6e49a9db86e0a1
+799 1574 8070828563182084 stm32f4xx_hal_pwr_ex.pbi eb5356e76493648c
+390 605 8070828553320206 os_cpu_c.pbi ad0f935dbd645057
+28 804 8070828555535079 stm32f4xx_hal_gpio.pbi 5aaf28c36969a435
+40 812 8070828555597583 system_stm32f4xx.pbi b28508562e5c4dda
+52 821 8070828555672830 stm32f4xx_hal_dma_ex.pbi 9eeeced39efb067c
+20 866 8070828556157495 stm32f4xx_hal_uart.pbi 959c493f73ca383c
+3320 3899 8070828586515222 Modbus_part1.pbi feefd27adb9ca10b
+1657 2521 8070828570931305 stm32f4xx_hal_flash_ex.pbi 664405238146573
+606 1330 8070828560606807 stm32f4xx_hal_pwr.pbi c2df820d73bcc158
+2545 2980 8070828577317413 Modbus_part0.pbi 52bb3bf37a100d07
+822 1640 8070828563857208 stm32f4xx_hal_rcc_ex.pbi 11298246e7dc88f6
+813 1647 8070828563917091 stm32f4xx_hal_dma.pbi 17eef16aa98bd8d4
+867 1656 8070828563999593 stm32f4xx_hal_tim.pbi c827d2cd726b5c6
+1333 2035 8070828567858312 stm32f4xx_hal_rcc.pbi f933dfa22ce90c5e
+2036 2248 8070828569833988 os_dbg.pbi ad48542575ebad16
+1648 2305 8070828570266813 stm32f4xx_hal_tim_ex.pbi 17c406494728d79b
+1830 2534 8070828571521766 stm32f4xx_hal_flash_ramfunc.pbi 12cb5cfb79057af7
+2250 2544 8070828571794464 app_hooks.pbi f504fdb9b23706b6
+2522 3319 8070828580686838 stm32f4xx_hal_cortex.pbi 4a5dfd605852426e
+2540 3379 8070828581284231 stm32f4xx_hal_flash.pbi 2cdfaeb0d9e8300a
+2534 3620 8070828583726305 Modbus_part3.pbi 9333d2da01108b1d
+3389 3917 8070828586707585 Modbus_part2.pbi b2e7cb118606ffa
+600 1229 8070928021175748 Modbus.pbd 6b0161af8161b195
+1230 3309 8070928041616374 Modbus.pbw f93412b0d27fc6cf
+26 133 8070928067459812 modbus.pbi 619525046922d8c
+133 772 8070928073867407 Modbus_part4.pbi a5f1633af49df1f3
+773 1334 8070928079497459 Modbus.pbd 6b0161af8161b195
+1335 3288 8070928098662891 Modbus.pbw f93412b0d27fc6cf
+31 127 8070928124535926 modbus.pbi 619525046922d8c
+127 649 8070928129798325 Modbus_part4.pbi a5f1633af49df1f3
+650 1228 8070928135561146 Modbus.pbd 6b0161af8161b195
+1230 3804 8070928160556861 Modbus.pbw f93412b0d27fc6cf
+37 163 8070928187757842 modbus.pbi 619525046922d8c
+164 768 8070928193853367 Modbus_part4.pbi a5f1633af49df1f3
+768 1486 8070928201015536 Modbus.pbd 6b0161af8161b195
+1487 4296 8070928228582323 Modbus.pbw f93412b0d27fc6cf
+21 92 8070928253882646 modbus.pbi 619525046922d8c
+92 507 8070928258057244 Modbus_part4.pbi a5f1633af49df1f3
+507 880 8070928261751609 Modbus.pbd 6b0161af8161b195
+881 2972 8070928282387578 Modbus.pbw f93412b0d27fc6cf
+24 227 8070937252171649 modbus.pbi 619525046922d8c
+227 591 8070937255849142 Modbus_part4.pbi a5f1633af49df1f3
+592 931 8070937259239481 Modbus.pbd 6b0161af8161b195
+931 2379 8070937273436792 Modbus.pbw f93412b0d27fc6cf
+21 109 8070940375680027 modbus.pbi 619525046922d8c
+109 471 8070940379321817 Modbus_part4.pbi a5f1633af49df1f3
+472 946 8070940384070652 Modbus.pbd 6b0161af8161b195
+946 4186 8070940415717068 Modbus.pbw f93412b0d27fc6cf
+47 183 8070940443415816 modbus.pbi 619525046922d8c
+184 954 8070940451166866 Modbus_part4.pbi a5f1633af49df1f3
+955 1678 8070940458418291 Modbus.pbd 6b0161af8161b195
+1679 4364 8070940484596141 Modbus.pbw f93412b0d27fc6cf
+23 114 8070940551196197 modbus.pbi 619525046922d8c
+114 549 8070940555570699 Modbus_part4.pbi a5f1633af49df1f3
+550 946 8070940559562149 Modbus.pbd 6b0161af8161b195
+947 3418 8070940583803335 Modbus.pbw f93412b0d27fc6cf
+17 177 8070942659756723 modbus.pbi 619525046922d8c
+178 466 8070942662663781 Modbus_part4.pbi a5f1633af49df1f3
+157 580 8070955668635620 os_dbg.pbi ad48542575ebad16
+140 581 8070955668655595 modbus.pbi 619525046922d8c
+236 1923 8070955681916975 stm32f4xx_hal_flash_ramfunc.pbi 12cb5cfb79057af7
+220 1929 8070955682030796 stm32f4xx_hal_flash_ex.pbi 664405238146573
+110 2053 8070955683374841 stm32f4xx_hal_uart.pbi 959c493f73ca383c
diff --git a/EWARM/Modbus/Obj/Modbus.pbd b/EWARM/Modbus/Obj/Modbus.pbd
new file mode 100644
index 0000000..3a45b31
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus.pbd differ
diff --git a/EWARM/Modbus/Obj/Modbus.pbd.browse b/EWARM/Modbus/Obj/Modbus.pbd.browse
new file mode 100644
index 0000000..3a45b31
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus.pbd.browse differ
diff --git a/EWARM/Modbus/Obj/Modbus.pbw b/EWARM/Modbus/Obj/Modbus.pbw
new file mode 100644
index 0000000..6af5203
--- /dev/null
+++ b/EWARM/Modbus/Obj/Modbus.pbw
@@ -0,0 +1,300290 @@
+[
+ {
+ "ID": "c:stm32f407xx.h@1192@macro@__STM32F407xx_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F407xx_H",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__STM32F407xx_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1433@macro@__CM4_REV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM4_REV",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__CM4_REV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1531@macro@__MPU_PRESENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__MPU_PRESENT",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__MPU_PRESENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1629@macro@__NVIC_PRIO_BITS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NVIC_PRIO_BITS",
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__NVIC_PRIO_BITS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1727@macro@__Vendor_SysTickConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__Vendor_SysTickConfig",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__Vendor_SysTickConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1825@macro@__FPU_PRESENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FPU_PRESENT",
+ "location": {
+ "column": "9",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "__FPU_PRESENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@IRQn_Type@NonMaskableInt_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "NonMaskableInt_IRQn",
+ "location": {
+ "column": "3",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "NonMaskableInt_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@MemoryManagement_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MemoryManagement_IRQn",
+ "location": {
+ "column": "3",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MemoryManagement_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@BusFault_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "BusFault_IRQn",
+ "location": {
+ "column": "3",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BusFault_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@UsageFault_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "UsageFault_IRQn",
+ "location": {
+ "column": "3",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UsageFault_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SVCall_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SVCall_IRQn",
+ "location": {
+ "column": "3",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SVCall_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DebugMonitor_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DebugMonitor_IRQn",
+ "location": {
+ "column": "3",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DebugMonitor_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@PendSV_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "PendSV_IRQn",
+ "location": {
+ "column": "3",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PendSV_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SysTick_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SysTick_IRQn",
+ "location": {
+ "column": "3",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SysTick_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@WWDG_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "WWDG_IRQn",
+ "location": {
+ "column": "3",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@PVD_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "PVD_IRQn",
+ "location": {
+ "column": "3",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PVD_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TAMP_STAMP_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TAMP_STAMP_IRQn",
+ "location": {
+ "column": "3",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TAMP_STAMP_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@RTC_WKUP_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "RTC_WKUP_IRQn",
+ "location": {
+ "column": "3",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WKUP_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@FLASH_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FLASH_IRQn",
+ "location": {
+ "column": "3",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@RCC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "RCC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI0_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI0_IRQn",
+ "location": {
+ "column": "3",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI0_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI4_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI4_IRQn",
+ "location": {
+ "column": "3",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI4_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream0_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream0_IRQn",
+ "location": {
+ "column": "3",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream0_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream4_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream4_IRQn",
+ "location": {
+ "column": "3",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream4_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream5_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream5_IRQn",
+ "location": {
+ "column": "3",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream5_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream6_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream6_IRQn",
+ "location": {
+ "column": "3",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream6_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@ADC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "ADC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN1_TX_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN1_TX_IRQn",
+ "location": {
+ "column": "3",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1_TX_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN1_RX0_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN1_RX0_IRQn",
+ "location": {
+ "column": "3",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1_RX0_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN1_RX1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN1_RX1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1_RX1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN1_SCE_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN1_SCE_IRQn",
+ "location": {
+ "column": "3",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1_SCE_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI9_5_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI9_5_IRQn",
+ "location": {
+ "column": "3",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI9_5_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM1_BRK_TIM9_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM1_BRK_TIM9_IRQn",
+ "location": {
+ "column": "3",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1_BRK_TIM9_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM1_UP_TIM10_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM1_UP_TIM10_IRQn",
+ "location": {
+ "column": "3",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1_UP_TIM10_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM1_TRG_COM_TIM11_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM1_TRG_COM_TIM11_IRQn",
+ "location": {
+ "column": "3",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1_TRG_COM_TIM11_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM1_CC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM1_CC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1_CC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM4_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM4_IRQn",
+ "location": {
+ "column": "3",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM4_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C1_EV_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C1_EV_IRQn",
+ "location": {
+ "column": "3",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C1_EV_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C1_ER_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C1_ER_IRQn",
+ "location": {
+ "column": "3",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C1_ER_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C2_EV_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C2_EV_IRQn",
+ "location": {
+ "column": "3",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C2_EV_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C2_ER_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C2_ER_IRQn",
+ "location": {
+ "column": "3",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C2_ER_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SPI1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SPI1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SPI2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SPI2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@USART1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "USART1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@USART2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "USART2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@USART3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "USART3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@EXTI15_10_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "EXTI15_10_IRQn",
+ "location": {
+ "column": "3",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI15_10_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@RTC_Alarm_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "RTC_Alarm_IRQn",
+ "location": {
+ "column": "3",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_Alarm_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_FS_WKUP_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_FS_WKUP_IRQn",
+ "location": {
+ "column": "3",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_FS_WKUP_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM8_BRK_TIM12_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM8_BRK_TIM12_IRQn",
+ "location": {
+ "column": "3",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8_BRK_TIM12_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM8_UP_TIM13_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM8_UP_TIM13_IRQn",
+ "location": {
+ "column": "3",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8_UP_TIM13_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM8_TRG_COM_TIM14_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM8_TRG_COM_TIM14_IRQn",
+ "location": {
+ "column": "3",
+ "line": "123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8_TRG_COM_TIM14_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM8_CC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM8_CC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8_CC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA1_Stream7_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA1_Stream7_IRQn",
+ "location": {
+ "column": "3",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream7_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@FSMC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FSMC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SDIO_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SDIO_IRQn",
+ "location": {
+ "column": "3",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM5_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM5_IRQn",
+ "location": {
+ "column": "3",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM5_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@SPI3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SPI3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@UART4_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "UART4_IRQn",
+ "location": {
+ "column": "3",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART4_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@UART5_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "UART5_IRQn",
+ "location": {
+ "column": "3",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART5_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM6_DAC_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM6_DAC_IRQn",
+ "location": {
+ "column": "3",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM6_DAC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@TIM7_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "TIM7_IRQn",
+ "location": {
+ "column": "3",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM7_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream0_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream0_IRQn",
+ "location": {
+ "column": "3",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream0_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream2_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream2_IRQn",
+ "location": {
+ "column": "3",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream2_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream3_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream3_IRQn",
+ "location": {
+ "column": "3",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream3_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream4_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream4_IRQn",
+ "location": {
+ "column": "3",
+ "line": "138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream4_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@ETH_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "ETH_IRQn",
+ "location": {
+ "column": "3",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@ETH_WKUP_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "ETH_WKUP_IRQn",
+ "location": {
+ "column": "3",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_WKUP_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN2_TX_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN2_TX_IRQn",
+ "location": {
+ "column": "3",
+ "line": "141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2_TX_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN2_RX0_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN2_RX0_IRQn",
+ "location": {
+ "column": "3",
+ "line": "142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2_RX0_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN2_RX1_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN2_RX1_IRQn",
+ "location": {
+ "column": "3",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2_RX1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@CAN2_SCE_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "CAN2_SCE_IRQn",
+ "location": {
+ "column": "3",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2_SCE_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_FS_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_FS_IRQn",
+ "location": {
+ "column": "3",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_FS_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream5_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream5_IRQn",
+ "location": {
+ "column": "3",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream5_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream6_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream6_IRQn",
+ "location": {
+ "column": "3",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream6_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DMA2_Stream7_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DMA2_Stream7_IRQn",
+ "location": {
+ "column": "3",
+ "line": "148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream7_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@USART6_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "USART6_IRQn",
+ "location": {
+ "column": "3",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART6_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C3_EV_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C3_EV_IRQn",
+ "location": {
+ "column": "3",
+ "line": "150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C3_EV_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@I2C3_ER_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "I2C3_ER_IRQn",
+ "location": {
+ "column": "3",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C3_ER_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_HS_EP1_OUT_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_HS_EP1_OUT_IRQn",
+ "location": {
+ "column": "3",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_HS_EP1_OUT_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_HS_EP1_IN_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_HS_EP1_IN_IRQn",
+ "location": {
+ "column": "3",
+ "line": "153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_HS_EP1_IN_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_HS_WKUP_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_HS_WKUP_IRQn",
+ "location": {
+ "column": "3",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_HS_WKUP_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@OTG_HS_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "OTG_HS_IRQn",
+ "location": {
+ "column": "3",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTG_HS_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@DCMI_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DCMI_IRQn",
+ "location": {
+ "column": "3",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@RNG_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "RNG_IRQn",
+ "location": {
+ "column": "3",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@IRQn_Type@FPU_IRQn",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FPU_IRQn",
+ "location": {
+ "column": "3",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FPU_IRQn",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@IRQn_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum IRQn_Type",
+ "location": {
+ "column": "3",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IRQn_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@12683@macro@HASH_RNG_IRQn",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_RNG_IRQn",
+ "location": {
+ "column": "10",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HASH_RNG_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@CR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR1",
+ "location": {
+ "column": "17",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@CR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR2",
+ "location": {
+ "column": "17",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SMPR1",
+ "location": {
+ "column": "17",
+ "line": "184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SMPR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SMPR2",
+ "location": {
+ "column": "17",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SMPR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JOFR1",
+ "location": {
+ "column": "17",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JOFR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JOFR2",
+ "location": {
+ "column": "17",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JOFR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JOFR3",
+ "location": {
+ "column": "17",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JOFR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JOFR4",
+ "location": {
+ "column": "17",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JOFR4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@HTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HTR",
+ "location": {
+ "column": "17",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@LTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LTR",
+ "location": {
+ "column": "17",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "LTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SQR1",
+ "location": {
+ "column": "17",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SQR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SQR2",
+ "location": {
+ "column": "17",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SQR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SQR3",
+ "location": {
+ "column": "17",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SQR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JSQR",
+ "location": {
+ "column": "17",
+ "line": "195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JSQR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JDR1",
+ "location": {
+ "column": "17",
+ "line": "196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JDR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JDR2",
+ "location": {
+ "column": "17",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JDR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JDR3",
+ "location": {
+ "column": "17",
+ "line": "198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JDR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "JDR4",
+ "location": {
+ "column": "17",
+ "line": "199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "JDR4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ },
+ {
+ "ID": "c:@SA@ADC_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_179_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ADC_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct ADC_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@ADC_Common_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CSR",
+ "location": {
+ "column": "17",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_203_9"
+ },
+ {
+ "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR",
+ "location": {
+ "column": "17",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_203_9"
+ },
+ {
+ "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CDR",
+ "location": {
+ "column": "17",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_203_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ADC_Common_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct ADC_Common_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_Common_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CAN_TxMailBox_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TIR",
+ "location": {
+ "column": "17",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_216_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TDTR",
+ "location": {
+ "column": "17",
+ "line": "219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TDTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_216_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TDLR",
+ "location": {
+ "column": "17",
+ "line": "220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TDLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_216_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDHR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TDHR",
+ "location": {
+ "column": "17",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TDHR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_216_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CAN_TxMailBox_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CAN_TxMailBox_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TxMailBox_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CAN_FIFOMailBox_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RIR",
+ "location": {
+ "column": "17",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_228_9"
+ },
+ {
+ "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RDTR",
+ "location": {
+ "column": "17",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RDTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_228_9"
+ },
+ {
+ "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RDLR",
+ "location": {
+ "column": "17",
+ "line": "232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RDLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_228_9"
+ },
+ {
+ "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDHR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RDHR",
+ "location": {
+ "column": "17",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RDHR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_228_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CAN_FIFOMailBox_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CAN_FIFOMailBox_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FIFOMailBox_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CAN_FilterRegister_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FR1",
+ "location": {
+ "column": "17",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_240_9"
+ },
+ {
+ "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FR2",
+ "location": {
+ "column": "17",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_240_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CAN_FilterRegister_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CAN_FilterRegister_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FilterRegister_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@MCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MCR",
+ "location": {
+ "column": "30",
+ "line": "252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@MSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MSR",
+ "location": {
+ "column": "30",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@TSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TSR",
+ "location": {
+ "column": "30",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RF0R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RF0R",
+ "location": {
+ "column": "30",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RF0R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RF1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RF1R",
+ "location": {
+ "column": "30",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RF1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@IER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IER",
+ "location": {
+ "column": "30",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@ESR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ESR",
+ "location": {
+ "column": "30",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ESR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@BTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BTR",
+ "location": {
+ "column": "30",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "30",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@sTxMailBox",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "sTxMailBox",
+ "location": {
+ "column": "30",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "sTxMailBox",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@sFIFOMailBox",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "sFIFOMailBox",
+ "location": {
+ "column": "30",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "sFIFOMailBox",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "30",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@FMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FMR",
+ "location": {
+ "column": "30",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@FM1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FM1R",
+ "location": {
+ "column": "30",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FM1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "30",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@FS1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FS1R",
+ "location": {
+ "column": "30",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FS1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "30",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@FFA1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FFA1R",
+ "location": {
+ "column": "30",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FFA1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "30",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@FA1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FA1R",
+ "location": {
+ "column": "30",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FA1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "30",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ },
+ {
+ "ID": "c:@SA@CAN_TypeDef@FI@sFilterRegister",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "sFilterRegister",
+ "location": {
+ "column": "30",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "sFilterRegister",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_250_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CAN_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CAN_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CRC_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CRC_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_280_9"
+ },
+ {
+ "ID": "c:@SA@CRC_TypeDef@FI@IDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IDR",
+ "location": {
+ "column": "17",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_280_9"
+ },
+ {
+ "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "17",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_280_9"
+ },
+ {
+ "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "17",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_280_9"
+ },
+ {
+ "ID": "c:@SA@CRC_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_280_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CRC_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CRC_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@SWTRIGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SWTRIGR",
+ "location": {
+ "column": "17",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SWTRIGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12R1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12R1",
+ "location": {
+ "column": "17",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12R1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12L1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12L1",
+ "location": {
+ "column": "17",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12L1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR8R1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR8R1",
+ "location": {
+ "column": "17",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR8R1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12R2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12R2",
+ "location": {
+ "column": "17",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12R2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12L2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12L2",
+ "location": {
+ "column": "17",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12L2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR8R2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR8R2",
+ "location": {
+ "column": "17",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR8R2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12RD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12RD",
+ "location": {
+ "column": "17",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12RD",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR12LD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR12LD",
+ "location": {
+ "column": "17",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR12LD",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DHR8RD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHR8RD",
+ "location": {
+ "column": "17",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DHR8RD",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DOR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOR1",
+ "location": {
+ "column": "17",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@DOR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOR2",
+ "location": {
+ "column": "17",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ },
+ {
+ "ID": "c:@SA@DAC_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_293_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DAC_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DAC_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DBGMCU_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IDCODE",
+ "location": {
+ "column": "17",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IDCODE",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_315_9"
+ },
+ {
+ "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_315_9"
+ },
+ {
+ "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB1FZ",
+ "location": {
+ "column": "17",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB1FZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_315_9"
+ },
+ {
+ "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB2FZ",
+ "location": {
+ "column": "17",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB2FZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_315_9"
+ },
+ {
+ "ID": "c:@T@DBGMCU_TypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct DBGMCU_TypeDef",
+ "location": {
+ "column": "2",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_TypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_315_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@RISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RISR",
+ "location": {
+ "column": "17",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RISR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@IER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IER",
+ "location": {
+ "column": "17",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@MISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MISR",
+ "location": {
+ "column": "17",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MISR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@ICR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICR",
+ "location": {
+ "column": "17",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ICR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@ESCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ESCR",
+ "location": {
+ "column": "17",
+ "line": "335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ESCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@ESUR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ESUR",
+ "location": {
+ "column": "17",
+ "line": "336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ESUR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@CWSTRTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CWSTRTR",
+ "location": {
+ "column": "17",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CWSTRTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@CWSIZER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CWSIZER",
+ "location": {
+ "column": "17",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CWSIZER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ },
+ {
+ "ID": "c:@SA@DCMI_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_327_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DCMI_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DCMI_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "NDTR",
+ "location": {
+ "column": "17",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "NDTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PAR",
+ "location": {
+ "column": "17",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "M0AR",
+ "location": {
+ "column": "17",
+ "line": "351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "M0AR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "M1AR",
+ "location": {
+ "column": "17",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "M1AR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FCR",
+ "location": {
+ "column": "17",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_346_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DMA_Stream_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DMA_Stream_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_Stream_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DMA_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DMA_TypeDef@FI@LISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LISR",
+ "location": {
+ "column": "17",
+ "line": "358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "LISR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_356_9"
+ },
+ {
+ "ID": "c:@SA@DMA_TypeDef@FI@HISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HISR",
+ "location": {
+ "column": "17",
+ "line": "359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HISR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_356_9"
+ },
+ {
+ "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LIFCR",
+ "location": {
+ "column": "17",
+ "line": "360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "LIFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_356_9"
+ },
+ {
+ "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HIFCR",
+ "location": {
+ "column": "17",
+ "line": "361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HIFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_356_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DMA_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DMA_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACCR",
+ "location": {
+ "column": "17",
+ "line": "370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACFFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACFFR",
+ "location": {
+ "column": "17",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACFFR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACHTHR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACHTHR",
+ "location": {
+ "column": "17",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACHTHR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACHTLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACHTLR",
+ "location": {
+ "column": "17",
+ "line": "373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACHTLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACMIIAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACMIIAR",
+ "location": {
+ "column": "17",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACMIIAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACMIIDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACMIIDR",
+ "location": {
+ "column": "17",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACMIIDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACFCR",
+ "location": {
+ "column": "17",
+ "line": "376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACVLANTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACVLANTR",
+ "location": {
+ "column": "17",
+ "line": "377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACVLANTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "17",
+ "line": "378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACRWUFFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACRWUFFR",
+ "location": {
+ "column": "17",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACRWUFFR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACPMTCSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACPMTCSR",
+ "location": {
+ "column": "17",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACPMTCSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "17",
+ "line": "381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACDBGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACDBGR",
+ "location": {
+ "column": "17",
+ "line": "382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACDBGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACSR",
+ "location": {
+ "column": "17",
+ "line": "383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACIMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACIMR",
+ "location": {
+ "column": "17",
+ "line": "384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACIMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA0HR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA0HR",
+ "location": {
+ "column": "17",
+ "line": "385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA0HR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA0LR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA0LR",
+ "location": {
+ "column": "17",
+ "line": "386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA0LR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA1HR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA1HR",
+ "location": {
+ "column": "17",
+ "line": "387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA1HR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA1LR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA1LR",
+ "location": {
+ "column": "17",
+ "line": "388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA1LR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA2HR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA2HR",
+ "location": {
+ "column": "17",
+ "line": "389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA2HR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA2LR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA2LR",
+ "location": {
+ "column": "17",
+ "line": "390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA2LR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA3HR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA3HR",
+ "location": {
+ "column": "17",
+ "line": "391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA3HR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MACA3LR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MACA3LR",
+ "location": {
+ "column": "17",
+ "line": "392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MACA3LR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "17",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCCR",
+ "location": {
+ "column": "17",
+ "line": "394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCRIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCRIR",
+ "location": {
+ "column": "17",
+ "line": "395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCRIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCTIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCTIR",
+ "location": {
+ "column": "17",
+ "line": "396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCTIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCRIMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCRIMR",
+ "location": {
+ "column": "17",
+ "line": "397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCRIMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCTIMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCTIMR",
+ "location": {
+ "column": "17",
+ "line": "398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCTIMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "17",
+ "line": "399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFSCCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCTGFSCCR",
+ "location": {
+ "column": "17",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCTGFSCCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFMSCCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCTGFMSCCR",
+ "location": {
+ "column": "17",
+ "line": "401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCTGFMSCCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "17",
+ "line": "402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCTGFCR",
+ "location": {
+ "column": "17",
+ "line": "403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCTGFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "17",
+ "line": "404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCRFCECR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCRFCECR",
+ "location": {
+ "column": "17",
+ "line": "405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCRFCECR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCRFAECR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCRFAECR",
+ "location": {
+ "column": "17",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCRFAECR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED6",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED6",
+ "location": {
+ "column": "17",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED6",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@MMCRGUFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMCRGUFCR",
+ "location": {
+ "column": "17",
+ "line": "408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MMCRGUFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED7",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED7",
+ "location": {
+ "column": "17",
+ "line": "409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED7",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSCR",
+ "location": {
+ "column": "17",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPSSIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPSSIR",
+ "location": {
+ "column": "17",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPSSIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSHR",
+ "location": {
+ "column": "17",
+ "line": "412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSHR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSLR",
+ "location": {
+ "column": "17",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHUR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSHUR",
+ "location": {
+ "column": "17",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSHUR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLUR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSLUR",
+ "location": {
+ "column": "17",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSLUR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSAR",
+ "location": {
+ "column": "17",
+ "line": "416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTTHR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTTHR",
+ "location": {
+ "column": "17",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTTHR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTTLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTTLR",
+ "location": {
+ "column": "17",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTTLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED8",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED8",
+ "location": {
+ "column": "17",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED8",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@PTPTSSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PTPTSSR",
+ "location": {
+ "column": "17",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PTPTSSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED9",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED9",
+ "location": {
+ "column": "17",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED9",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMABMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMABMR",
+ "location": {
+ "column": "17",
+ "line": "422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMABMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMATPDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMATPDR",
+ "location": {
+ "column": "17",
+ "line": "423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMATPDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMARPDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMARPDR",
+ "location": {
+ "column": "17",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMARPDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMARDLAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMARDLAR",
+ "location": {
+ "column": "17",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMARDLAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMATDLAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMATDLAR",
+ "location": {
+ "column": "17",
+ "line": "426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMATDLAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMASR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMASR",
+ "location": {
+ "column": "17",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMASR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMAOMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMAOMR",
+ "location": {
+ "column": "17",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMAOMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMAIER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMAIER",
+ "location": {
+ "column": "17",
+ "line": "429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMAIER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMAMFBOCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMAMFBOCR",
+ "location": {
+ "column": "17",
+ "line": "430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMAMFBOCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMARSWTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMARSWTR",
+ "location": {
+ "column": "17",
+ "line": "431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMARSWTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@RESERVED10",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED10",
+ "location": {
+ "column": "17",
+ "line": "432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED10",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMACHTDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMACHTDR",
+ "location": {
+ "column": "17",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMACHTDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMACHRDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMACHRDR",
+ "location": {
+ "column": "17",
+ "line": "434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMACHRDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMACHTBAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMACHTBAR",
+ "location": {
+ "column": "17",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMACHTBAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ },
+ {
+ "ID": "c:@SA@ETH_TypeDef@FI@DMACHRBAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMACHRBAR",
+ "location": {
+ "column": "17",
+ "line": "436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMACHRBAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_368_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ETH_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct ETH_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IMR",
+ "location": {
+ "column": "17",
+ "line": "445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "EMR",
+ "location": {
+ "column": "17",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EMR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RTSR",
+ "location": {
+ "column": "17",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FTSR",
+ "location": {
+ "column": "17",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FTSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SWIER",
+ "location": {
+ "column": "17",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SWIER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_TypeDef@FI@PR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PR",
+ "location": {
+ "column": "17",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_443_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@EXTI_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct EXTI_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ACR",
+ "location": {
+ "column": "17",
+ "line": "459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ACR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "KEYR",
+ "location": {
+ "column": "17",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "KEYR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OPTKEYR",
+ "location": {
+ "column": "17",
+ "line": "461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OPTKEYR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OPTCR",
+ "location": {
+ "column": "17",
+ "line": "464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OPTCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OPTCR1",
+ "location": {
+ "column": "17",
+ "line": "465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OPTCR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_457_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FLASH_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FLASH_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank1_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FSMC_Bank1_TypeDef@FI@BTCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BTCR",
+ "location": {
+ "column": "17",
+ "line": "476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BTCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_474_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FSMC_Bank1_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FSMC_Bank1_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank1E_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FSMC_Bank1E_TypeDef@FI@BWTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BWTR",
+ "location": {
+ "column": "17",
+ "line": "485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BWTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_483_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FSMC_Bank1E_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FSMC_Bank1E_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1E_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PCR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PCR2",
+ "location": {
+ "column": "17",
+ "line": "494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PCR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@SR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR2",
+ "location": {
+ "column": "17",
+ "line": "495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PMEM2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PMEM2",
+ "location": {
+ "column": "17",
+ "line": "496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PMEM2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PATT2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PATT2",
+ "location": {
+ "column": "17",
+ "line": "497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PATT2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "17",
+ "line": "498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@ECCR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ECCR2",
+ "location": {
+ "column": "17",
+ "line": "499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ECCR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "17",
+ "line": "500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "17",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PCR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PCR3",
+ "location": {
+ "column": "17",
+ "line": "502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PCR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@SR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR3",
+ "location": {
+ "column": "17",
+ "line": "503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PMEM3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PMEM3",
+ "location": {
+ "column": "17",
+ "line": "504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PMEM3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@PATT3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PATT3",
+ "location": {
+ "column": "17",
+ "line": "505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PATT3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "17",
+ "line": "506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank2_3_TypeDef@FI@ECCR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ECCR3",
+ "location": {
+ "column": "17",
+ "line": "507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ECCR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_492_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FSMC_Bank2_3_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FSMC_Bank2_3_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank2_3_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PCR4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PCR4",
+ "location": {
+ "column": "17",
+ "line": "516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PCR4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_514_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@SR4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR4",
+ "location": {
+ "column": "17",
+ "line": "517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_514_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PMEM4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PMEM4",
+ "location": {
+ "column": "17",
+ "line": "518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PMEM4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_514_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PATT4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PATT4",
+ "location": {
+ "column": "17",
+ "line": "519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PATT4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_514_9"
+ },
+ {
+ "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PIO4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PIO4",
+ "location": {
+ "column": "17",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PIO4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_514_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FSMC_Bank4_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FSMC_Bank4_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank4_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MODER",
+ "location": {
+ "column": "17",
+ "line": "529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MODER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OTYPER",
+ "location": {
+ "column": "17",
+ "line": "530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OTYPER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSPEEDR",
+ "location": {
+ "column": "17",
+ "line": "531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OSPEEDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PUPDR",
+ "location": {
+ "column": "17",
+ "line": "532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PUPDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IDR",
+ "location": {
+ "column": "17",
+ "line": "533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ODR",
+ "location": {
+ "column": "17",
+ "line": "534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ODR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BSRR",
+ "location": {
+ "column": "17",
+ "line": "535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BSRR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LCKR",
+ "location": {
+ "column": "17",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "LCKR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AFR",
+ "location": {
+ "column": "17",
+ "line": "537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AFR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_527_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@GPIO_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct GPIO_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MEMRMP",
+ "location": {
+ "column": "17",
+ "line": "546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MEMRMP",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_544_9"
+ },
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PMC",
+ "location": {
+ "column": "17",
+ "line": "547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PMC",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_544_9"
+ },
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "EXTICR",
+ "location": {
+ "column": "17",
+ "line": "548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTICR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_544_9"
+ },
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED",
+ "location": {
+ "column": "17",
+ "line": "549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_544_9"
+ },
+ {
+ "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CMPCR",
+ "location": {
+ "column": "17",
+ "line": "550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CMPCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_544_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SYSCFG_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SYSCFG_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@CR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR1",
+ "location": {
+ "column": "17",
+ "line": "559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@CR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR2",
+ "location": {
+ "column": "17",
+ "line": "560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OAR1",
+ "location": {
+ "column": "17",
+ "line": "561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OAR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OAR2",
+ "location": {
+ "column": "17",
+ "line": "562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OAR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@SR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR1",
+ "location": {
+ "column": "17",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@SR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR2",
+ "location": {
+ "column": "17",
+ "line": "565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@CCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR",
+ "location": {
+ "column": "17",
+ "line": "566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ },
+ {
+ "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TRISE",
+ "location": {
+ "column": "17",
+ "line": "567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TRISE",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_557_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@I2C_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct I2C_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@IWDG_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@IWDG_TypeDef@FI@KR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "KR",
+ "location": {
+ "column": "17",
+ "line": "576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "KR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_574_9"
+ },
+ {
+ "ID": "c:@SA@IWDG_TypeDef@FI@PR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PR",
+ "location": {
+ "column": "17",
+ "line": "577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_574_9"
+ },
+ {
+ "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RLR",
+ "location": {
+ "column": "17",
+ "line": "578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RLR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_574_9"
+ },
+ {
+ "ID": "c:@SA@IWDG_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_574_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@IWDG_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct IWDG_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@PWR_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@PWR_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_587_9"
+ },
+ {
+ "ID": "c:@SA@PWR_TypeDef@FI@CSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CSR",
+ "location": {
+ "column": "17",
+ "line": "590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_587_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@PWR_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct PWR_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLCFGR",
+ "location": {
+ "column": "17",
+ "line": "600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PLLCFGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CFGR",
+ "location": {
+ "column": "17",
+ "line": "601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CFGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@CIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CIR",
+ "location": {
+ "column": "17",
+ "line": "602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB1RSTR",
+ "location": {
+ "column": "17",
+ "line": "603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB1RSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB2RSTR",
+ "location": {
+ "column": "17",
+ "line": "604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB2RSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB3RSTR",
+ "location": {
+ "column": "17",
+ "line": "605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB3RSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "17",
+ "line": "606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB1RSTR",
+ "location": {
+ "column": "17",
+ "line": "607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB1RSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB2RSTR",
+ "location": {
+ "column": "17",
+ "line": "608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB2RSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "17",
+ "line": "609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB1ENR",
+ "location": {
+ "column": "17",
+ "line": "610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB1ENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB2ENR",
+ "location": {
+ "column": "17",
+ "line": "611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB2ENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB3ENR",
+ "location": {
+ "column": "17",
+ "line": "612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB3ENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "17",
+ "line": "613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB1ENR",
+ "location": {
+ "column": "17",
+ "line": "614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB1ENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB2ENR",
+ "location": {
+ "column": "17",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB2ENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "17",
+ "line": "616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB1LPENR",
+ "location": {
+ "column": "17",
+ "line": "617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB1LPENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB2LPENR",
+ "location": {
+ "column": "17",
+ "line": "618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB2LPENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHB3LPENR",
+ "location": {
+ "column": "17",
+ "line": "619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB3LPENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "17",
+ "line": "620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB1LPENR",
+ "location": {
+ "column": "17",
+ "line": "621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB1LPENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB2LPENR",
+ "location": {
+ "column": "17",
+ "line": "622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB2LPENR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "17",
+ "line": "623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BDCR",
+ "location": {
+ "column": "17",
+ "line": "624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BDCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@CSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CSR",
+ "location": {
+ "column": "17",
+ "line": "625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED6",
+ "location": {
+ "column": "17",
+ "line": "626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED6",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SSCGR",
+ "location": {
+ "column": "17",
+ "line": "627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SSCGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ },
+ {
+ "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLI2SCFGR",
+ "location": {
+ "column": "17",
+ "line": "628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PLLI2SCFGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_597_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@RCC_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct RCC_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@TR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TR",
+ "location": {
+ "column": "17",
+ "line": "637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@ISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISR",
+ "location": {
+ "column": "17",
+ "line": "640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ISR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@PRER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PRER",
+ "location": {
+ "column": "17",
+ "line": "641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PRER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "WUTR",
+ "location": {
+ "column": "17",
+ "line": "642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WUTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CALIBR",
+ "location": {
+ "column": "17",
+ "line": "643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CALIBR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ALRMAR",
+ "location": {
+ "column": "17",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ALRMAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ALRMBR",
+ "location": {
+ "column": "17",
+ "line": "645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ALRMBR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@WPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "WPR",
+ "location": {
+ "column": "17",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WPR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@SSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SSR",
+ "location": {
+ "column": "17",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SHIFTR",
+ "location": {
+ "column": "17",
+ "line": "648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SHIFTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TSTR",
+ "location": {
+ "column": "17",
+ "line": "649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TSTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TSDR",
+ "location": {
+ "column": "17",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TSDR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TSSSR",
+ "location": {
+ "column": "17",
+ "line": "651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TSSSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@CALR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CALR",
+ "location": {
+ "column": "17",
+ "line": "652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CALR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TAFCR",
+ "location": {
+ "column": "17",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TAFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ALRMASSR",
+ "location": {
+ "column": "17",
+ "line": "654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ALRMASSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ALRMBSSR",
+ "location": {
+ "column": "17",
+ "line": "655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ALRMBSSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED7",
+ "location": {
+ "column": "12",
+ "line": "656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED7",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP0R",
+ "location": {
+ "column": "17",
+ "line": "657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP0R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP1R",
+ "location": {
+ "column": "17",
+ "line": "658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP1R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP2R",
+ "location": {
+ "column": "17",
+ "line": "659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP2R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP3R",
+ "location": {
+ "column": "17",
+ "line": "660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP3R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP4R",
+ "location": {
+ "column": "17",
+ "line": "661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP4R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP5R",
+ "location": {
+ "column": "17",
+ "line": "662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP5R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP6R",
+ "location": {
+ "column": "17",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP6R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP7R",
+ "location": {
+ "column": "17",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP7R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP8R",
+ "location": {
+ "column": "17",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP8R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP9R",
+ "location": {
+ "column": "17",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP9R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP10R",
+ "location": {
+ "column": "17",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP10R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP11R",
+ "location": {
+ "column": "17",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP11R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP12R",
+ "location": {
+ "column": "17",
+ "line": "669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP12R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP13R",
+ "location": {
+ "column": "17",
+ "line": "670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP13R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP14R",
+ "location": {
+ "column": "17",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP14R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP15R",
+ "location": {
+ "column": "17",
+ "line": "672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP15R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP16R",
+ "location": {
+ "column": "17",
+ "line": "673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP16R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP17R",
+ "location": {
+ "column": "17",
+ "line": "674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP17R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP18R",
+ "location": {
+ "column": "17",
+ "line": "675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP18R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ },
+ {
+ "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BKP19R",
+ "location": {
+ "column": "17",
+ "line": "676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKP19R",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_635_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@RTC_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct RTC_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "POWER",
+ "location": {
+ "column": "17",
+ "line": "685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "POWER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CLKCR",
+ "location": {
+ "column": "17",
+ "line": "686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CLKCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ARG",
+ "location": {
+ "column": "17",
+ "line": "687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ARG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CMD",
+ "location": {
+ "column": "17",
+ "line": "688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CMD",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESPCMD",
+ "location": {
+ "column": "24",
+ "line": "689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESPCMD",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESP1",
+ "location": {
+ "column": "24",
+ "line": "690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESP1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESP2",
+ "location": {
+ "column": "24",
+ "line": "691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESP2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESP3",
+ "location": {
+ "column": "24",
+ "line": "692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESP3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESP4",
+ "location": {
+ "column": "24",
+ "line": "693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESP4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DTIMER",
+ "location": {
+ "column": "17",
+ "line": "694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DTIMER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DLEN",
+ "location": {
+ "column": "17",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DLEN",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCTRL",
+ "location": {
+ "column": "17",
+ "line": "696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCTRL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCOUNT",
+ "location": {
+ "column": "24",
+ "line": "697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCOUNT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@STA",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "STA",
+ "location": {
+ "column": "24",
+ "line": "698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "STA",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICR",
+ "location": {
+ "column": "17",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ICR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MASK",
+ "location": {
+ "column": "17",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "MASK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "17",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFOCNT",
+ "location": {
+ "column": "24",
+ "line": "702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FIFOCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "17",
+ "line": "703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ },
+ {
+ "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFO",
+ "location": {
+ "column": "17",
+ "line": "704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FIFO",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_683_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SDIO_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SDIO_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@CR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR1",
+ "location": {
+ "column": "17",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@CR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR2",
+ "location": {
+ "column": "17",
+ "line": "714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CRCPR",
+ "location": {
+ "column": "17",
+ "line": "717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRCPR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RXCRCR",
+ "location": {
+ "column": "17",
+ "line": "718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RXCRCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TXCRCR",
+ "location": {
+ "column": "17",
+ "line": "719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TXCRCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "I2SCFGR",
+ "location": {
+ "column": "17",
+ "line": "720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2SCFGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ },
+ {
+ "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "I2SPR",
+ "location": {
+ "column": "17",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2SPR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_711_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SPI_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SPI_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR1",
+ "location": {
+ "column": "17",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR2",
+ "location": {
+ "column": "17",
+ "line": "732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SMCR",
+ "location": {
+ "column": "17",
+ "line": "733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SMCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@DIER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIER",
+ "location": {
+ "column": "17",
+ "line": "734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@EGR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "EGR",
+ "location": {
+ "column": "17",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EGR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCMR1",
+ "location": {
+ "column": "17",
+ "line": "737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCMR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCMR2",
+ "location": {
+ "column": "17",
+ "line": "738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCMR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCER",
+ "location": {
+ "column": "17",
+ "line": "739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCER",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CNT",
+ "location": {
+ "column": "17",
+ "line": "740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CNT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@PSC",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PSC",
+ "location": {
+ "column": "17",
+ "line": "741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PSC",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@ARR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ARR",
+ "location": {
+ "column": "17",
+ "line": "742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ARR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@RCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RCR",
+ "location": {
+ "column": "17",
+ "line": "743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR1",
+ "location": {
+ "column": "17",
+ "line": "744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR2",
+ "location": {
+ "column": "17",
+ "line": "745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR3",
+ "location": {
+ "column": "17",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR4",
+ "location": {
+ "column": "17",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCR4",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BDTR",
+ "location": {
+ "column": "17",
+ "line": "748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BDTR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@DCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCR",
+ "location": {
+ "column": "17",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DMAR",
+ "location": {
+ "column": "17",
+ "line": "750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ },
+ {
+ "ID": "c:@SA@TIM_TypeDef@FI@OR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OR",
+ "location": {
+ "column": "17",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "OR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_729_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@TIM_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct TIM_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@BRR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BRR",
+ "location": {
+ "column": "17",
+ "line": "762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BRR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@CR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR1",
+ "location": {
+ "column": "17",
+ "line": "763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR1",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@CR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR2",
+ "location": {
+ "column": "17",
+ "line": "764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR2",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@CR3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR3",
+ "location": {
+ "column": "17",
+ "line": "765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR3",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ },
+ {
+ "ID": "c:@SA@USART_TypeDef@FI@GTPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GTPR",
+ "location": {
+ "column": "17",
+ "line": "766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GTPR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_758_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USART_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USART_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@WWDG_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@WWDG_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_773_9"
+ },
+ {
+ "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CFR",
+ "location": {
+ "column": "17",
+ "line": "776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CFR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_773_9"
+ },
+ {
+ "ID": "c:@SA@WWDG_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_773_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@WWDG_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct WWDG_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RNG_TypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RNG_TypeDef@FI@CR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CR",
+ "location": {
+ "column": "17",
+ "line": "786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_784_9"
+ },
+ {
+ "ID": "c:@SA@RNG_TypeDef@FI@SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SR",
+ "location": {
+ "column": "17",
+ "line": "787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_784_9"
+ },
+ {
+ "ID": "c:@SA@RNG_TypeDef@FI@DR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DR",
+ "location": {
+ "column": "17",
+ "line": "788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_784_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@RNG_TypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct RNG_TypeDef",
+ "location": {
+ "column": "3",
+ "line": "789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_TypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GOTGCTL",
+ "location": {
+ "column": "17",
+ "line": "796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GOTGCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GOTGINT",
+ "location": {
+ "column": "17",
+ "line": "797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GOTGINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GAHBCFG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GAHBCFG",
+ "location": {
+ "column": "17",
+ "line": "798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GAHBCFG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GUSBCFG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GUSBCFG",
+ "location": {
+ "column": "17",
+ "line": "799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GUSBCFG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRSTCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GRSTCTL",
+ "location": {
+ "column": "17",
+ "line": "800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GRSTCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTSTS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GINTSTS",
+ "location": {
+ "column": "17",
+ "line": "801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GINTSTS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GINTMSK",
+ "location": {
+ "column": "17",
+ "line": "802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GINTMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GRXSTSR",
+ "location": {
+ "column": "17",
+ "line": "803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GRXSTSR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GRXSTSP",
+ "location": {
+ "column": "17",
+ "line": "804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GRXSTSP",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXFSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GRXFSIZ",
+ "location": {
+ "column": "17",
+ "line": "805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GRXFSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF0_HNPTXFSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPTXF0_HNPTXFSIZ",
+ "location": {
+ "column": "17",
+ "line": "806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPTXF0_HNPTXFSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HNPTXSTS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HNPTXSTS",
+ "location": {
+ "column": "17",
+ "line": "807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HNPTXSTS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved30",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved30",
+ "location": {
+ "column": "12",
+ "line": "808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved30",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GCCFG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GCCFG",
+ "location": {
+ "column": "17",
+ "line": "809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GCCFG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@CID",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CID",
+ "location": {
+ "column": "17",
+ "line": "810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CID",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved40",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved40",
+ "location": {
+ "column": "13",
+ "line": "811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved40",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HPTXFSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HPTXFSIZ",
+ "location": {
+ "column": "17",
+ "line": "812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HPTXFSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPTXF",
+ "location": {
+ "column": "17",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPTXF",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_794_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_GlobalTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_GlobalTypeDef",
+ "location": {
+ "column": "3",
+ "line": "814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GlobalTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCFG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCFG",
+ "location": {
+ "column": "17",
+ "line": "821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCFG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCTL",
+ "location": {
+ "column": "17",
+ "line": "822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DSTS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DSTS",
+ "location": {
+ "column": "17",
+ "line": "823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DSTS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved0C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved0C",
+ "location": {
+ "column": "12",
+ "line": "824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved0C",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPMSK",
+ "location": {
+ "column": "17",
+ "line": "825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOEPMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOEPMSK",
+ "location": {
+ "column": "17",
+ "line": "826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOEPMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DAINT",
+ "location": {
+ "column": "17",
+ "line": "827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINTMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DAINTMSK",
+ "location": {
+ "column": "17",
+ "line": "828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAINTMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved20",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved20",
+ "location": {
+ "column": "13",
+ "line": "829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved20",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved9",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved9",
+ "location": {
+ "column": "12",
+ "line": "830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved9",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSDIS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DVBUSDIS",
+ "location": {
+ "column": "17",
+ "line": "831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DVBUSDIS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSPULSE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DVBUSPULSE",
+ "location": {
+ "column": "17",
+ "line": "832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DVBUSPULSE",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DTHRCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DTHRCTL",
+ "location": {
+ "column": "17",
+ "line": "833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DTHRCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPEMPMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPEMPMSK",
+ "location": {
+ "column": "17",
+ "line": "834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPEMPMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DEACHINT",
+ "location": {
+ "column": "17",
+ "line": "835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DEACHINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DEACHMSK",
+ "location": {
+ "column": "17",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DEACHMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved40",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved40",
+ "location": {
+ "column": "12",
+ "line": "837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved40",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DINEP1MSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DINEP1MSK",
+ "location": {
+ "column": "17",
+ "line": "838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DINEP1MSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved44",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved44",
+ "location": {
+ "column": "13",
+ "line": "839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved44",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOUTEP1MSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOUTEP1MSK",
+ "location": {
+ "column": "17",
+ "line": "840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOUTEP1MSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_819_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_DeviceTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_DeviceTypeDef",
+ "location": {
+ "column": "3",
+ "line": "841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DeviceTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPCTL",
+ "location": {
+ "column": "17",
+ "line": "848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved04",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved04",
+ "location": {
+ "column": "12",
+ "line": "849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved04",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPINT",
+ "location": {
+ "column": "17",
+ "line": "850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved0C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved0C",
+ "location": {
+ "column": "12",
+ "line": "851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved0C",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPTSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPTSIZ",
+ "location": {
+ "column": "17",
+ "line": "852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPTSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPDMA",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DIEPDMA",
+ "location": {
+ "column": "17",
+ "line": "853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DIEPDMA",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DTXFSTS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DTXFSTS",
+ "location": {
+ "column": "17",
+ "line": "854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DTXFSTS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved18",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved18",
+ "location": {
+ "column": "12",
+ "line": "855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved18",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_846_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_INEndpointTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_INEndpointTypeDef",
+ "location": {
+ "column": "3",
+ "line": "856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_INEndpointTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPCTL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOEPCTL",
+ "location": {
+ "column": "17",
+ "line": "863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOEPCTL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved04",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved04",
+ "location": {
+ "column": "12",
+ "line": "864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved04",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOEPINT",
+ "location": {
+ "column": "17",
+ "line": "865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOEPINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved0C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved0C",
+ "location": {
+ "column": "12",
+ "line": "866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved0C",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPTSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOEPTSIZ",
+ "location": {
+ "column": "17",
+ "line": "867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOEPTSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPDMA",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DOEPDMA",
+ "location": {
+ "column": "17",
+ "line": "868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DOEPDMA",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved18",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved18",
+ "location": {
+ "column": "12",
+ "line": "869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved18",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_861_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_OUTEndpointTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_OUTEndpointTypeDef",
+ "location": {
+ "column": "3",
+ "line": "870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_OUTEndpointTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HCFG",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCFG",
+ "location": {
+ "column": "17",
+ "line": "877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCFG",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HFIR",
+ "location": {
+ "column": "17",
+ "line": "878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HFIR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFNUM",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HFNUM",
+ "location": {
+ "column": "17",
+ "line": "879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HFNUM",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@Reserved40C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved40C",
+ "location": {
+ "column": "12",
+ "line": "880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved40C",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HPTXSTS",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HPTXSTS",
+ "location": {
+ "column": "17",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HPTXSTS",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HAINT",
+ "location": {
+ "column": "17",
+ "line": "882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HAINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINTMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HAINTMSK",
+ "location": {
+ "column": "17",
+ "line": "883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HAINTMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_875_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_HostTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_HostTypeDef",
+ "location": {
+ "column": "3",
+ "line": "884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HostTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCCHAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCCHAR",
+ "location": {
+ "column": "17",
+ "line": "891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCCHAR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCSPLT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCSPLT",
+ "location": {
+ "column": "17",
+ "line": "892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCSPLT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCINT",
+ "location": {
+ "column": "17",
+ "line": "893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCINT",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINTMSK",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCINTMSK",
+ "location": {
+ "column": "17",
+ "line": "894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCINTMSK",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCTSIZ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCTSIZ",
+ "location": {
+ "column": "17",
+ "line": "895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCTSIZ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCDMA",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HCDMA",
+ "location": {
+ "column": "17",
+ "line": "896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "HCDMA",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ },
+ {
+ "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@Reserved",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved",
+ "location": {
+ "column": "12",
+ "line": "897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "Reserved",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f407xx_h_889_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@USB_OTG_HostChannelTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct USB_OTG_HostChannelTypeDef",
+ "location": {
+ "column": "3",
+ "line": "898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HostChannelTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@55423@macro@FLASH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_BASE",
+ "location": {
+ "column": "9",
+ "line": "907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@55550@macro@CCMDATARAM_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CCMDATARAM_BASE",
+ "location": {
+ "column": "9",
+ "line": "908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCMDATARAM_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@55677@macro@SRAM1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM1_BASE",
+ "location": {
+ "column": "9",
+ "line": "909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@55805@macro@SRAM2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM2_BASE",
+ "location": {
+ "column": "9",
+ "line": "910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@55932@macro@PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56059@macro@BKPSRAM_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BKPSRAM_BASE",
+ "location": {
+ "column": "9",
+ "line": "912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKPSRAM_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56186@macro@FSMC_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56313@macro@SRAM1_BB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM1_BB_BASE",
+ "location": {
+ "column": "9",
+ "line": "914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM1_BB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56440@macro@SRAM2_BB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM2_BB_BASE",
+ "location": {
+ "column": "9",
+ "line": "915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM2_BB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56567@macro@PERIPH_BB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PERIPH_BB_BASE",
+ "location": {
+ "column": "9",
+ "line": "916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PERIPH_BB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56694@macro@BKPSRAM_BB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BKPSRAM_BB_BASE",
+ "location": {
+ "column": "9",
+ "line": "917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "BKPSRAM_BB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56821@macro@FLASH_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_END",
+ "location": {
+ "column": "9",
+ "line": "918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@56948@macro@FLASH_OTP_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OTP_BASE",
+ "location": {
+ "column": "9",
+ "line": "919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OTP_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57075@macro@FLASH_OTP_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OTP_END",
+ "location": {
+ "column": "9",
+ "line": "920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OTP_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57202@macro@CCMDATARAM_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CCMDATARAM_END",
+ "location": {
+ "column": "9",
+ "line": "921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CCMDATARAM_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57353@macro@SRAM_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM_BASE",
+ "location": {
+ "column": "9",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57395@macro@SRAM_BB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SRAM_BB_BASE",
+ "location": {
+ "column": "9",
+ "line": "925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SRAM_BB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57473@macro@APB1PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APB1PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB1PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57516@macro@APB2PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APB2PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "APB2PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57576@macro@AHB1PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AHB1PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB1PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57636@macro@AHB2PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AHB2PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "AHB2PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57724@macro@TIM2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM2_BASE",
+ "location": {
+ "column": "9",
+ "line": "934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57784@macro@TIM3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM3_BASE",
+ "location": {
+ "column": "9",
+ "line": "935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57844@macro@TIM4_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM4_BASE",
+ "location": {
+ "column": "9",
+ "line": "936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM4_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57904@macro@TIM5_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM5_BASE",
+ "location": {
+ "column": "9",
+ "line": "937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM5_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@57964@macro@TIM6_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM6_BASE",
+ "location": {
+ "column": "9",
+ "line": "938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM6_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58024@macro@TIM7_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM7_BASE",
+ "location": {
+ "column": "9",
+ "line": "939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM7_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58084@macro@TIM12_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM12_BASE",
+ "location": {
+ "column": "9",
+ "line": "940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM12_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58144@macro@TIM13_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM13_BASE",
+ "location": {
+ "column": "9",
+ "line": "941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM13_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58204@macro@TIM14_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM14_BASE",
+ "location": {
+ "column": "9",
+ "line": "942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM14_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58264@macro@RTC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BASE",
+ "location": {
+ "column": "9",
+ "line": "943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58324@macro@WWDG_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_BASE",
+ "location": {
+ "column": "9",
+ "line": "944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58384@macro@IWDG_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_BASE",
+ "location": {
+ "column": "9",
+ "line": "945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58444@macro@I2S2ext_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2S2ext_BASE",
+ "location": {
+ "column": "9",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2S2ext_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58504@macro@SPI2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI2_BASE",
+ "location": {
+ "column": "9",
+ "line": "947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58564@macro@SPI3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI3_BASE",
+ "location": {
+ "column": "9",
+ "line": "948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58624@macro@I2S3ext_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2S3ext_BASE",
+ "location": {
+ "column": "9",
+ "line": "949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2S3ext_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58684@macro@USART2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART2_BASE",
+ "location": {
+ "column": "9",
+ "line": "950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58744@macro@USART3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART3_BASE",
+ "location": {
+ "column": "9",
+ "line": "951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58804@macro@UART4_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART4_BASE",
+ "location": {
+ "column": "9",
+ "line": "952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART4_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58864@macro@UART5_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART5_BASE",
+ "location": {
+ "column": "9",
+ "line": "953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART5_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58924@macro@I2C1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C1_BASE",
+ "location": {
+ "column": "9",
+ "line": "954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@58984@macro@I2C2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C2_BASE",
+ "location": {
+ "column": "9",
+ "line": "955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59044@macro@I2C3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C3_BASE",
+ "location": {
+ "column": "9",
+ "line": "956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59104@macro@CAN1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN1_BASE",
+ "location": {
+ "column": "9",
+ "line": "957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59164@macro@CAN2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN2_BASE",
+ "location": {
+ "column": "9",
+ "line": "958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59224@macro@PWR_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_BASE",
+ "location": {
+ "column": "9",
+ "line": "959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59284@macro@DAC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_BASE",
+ "location": {
+ "column": "9",
+ "line": "960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59372@macro@TIM1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM1_BASE",
+ "location": {
+ "column": "9",
+ "line": "963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59432@macro@TIM8_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM8_BASE",
+ "location": {
+ "column": "9",
+ "line": "964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59492@macro@USART1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART1_BASE",
+ "location": {
+ "column": "9",
+ "line": "965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59552@macro@USART6_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART6_BASE",
+ "location": {
+ "column": "9",
+ "line": "966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART6_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59612@macro@ADC1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC1_BASE",
+ "location": {
+ "column": "9",
+ "line": "967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59672@macro@ADC2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC2_BASE",
+ "location": {
+ "column": "9",
+ "line": "968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59732@macro@ADC3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC3_BASE",
+ "location": {
+ "column": "9",
+ "line": "969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59792@macro@ADC123_COMMON_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC123_COMMON_BASE",
+ "location": {
+ "column": "9",
+ "line": "970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC123_COMMON_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59873@macro@ADC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_BASE",
+ "location": {
+ "column": "9",
+ "line": "972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59924@macro@SDIO_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_BASE",
+ "location": {
+ "column": "9",
+ "line": "973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@59984@macro@SPI1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI1_BASE",
+ "location": {
+ "column": "9",
+ "line": "974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60044@macro@SYSCFG_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_BASE",
+ "location": {
+ "column": "9",
+ "line": "975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60104@macro@EXTI_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_BASE",
+ "location": {
+ "column": "9",
+ "line": "976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60164@macro@TIM9_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM9_BASE",
+ "location": {
+ "column": "9",
+ "line": "977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM9_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60224@macro@TIM10_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM10_BASE",
+ "location": {
+ "column": "9",
+ "line": "978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM10_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60284@macro@TIM11_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM11_BASE",
+ "location": {
+ "column": "9",
+ "line": "979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM11_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60372@macro@GPIOA_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOA_BASE",
+ "location": {
+ "column": "9",
+ "line": "982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOA_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60432@macro@GPIOB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOB_BASE",
+ "location": {
+ "column": "9",
+ "line": "983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60492@macro@GPIOC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOC_BASE",
+ "location": {
+ "column": "9",
+ "line": "984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60552@macro@GPIOD_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOD_BASE",
+ "location": {
+ "column": "9",
+ "line": "985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOD_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60612@macro@GPIOE_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOE_BASE",
+ "location": {
+ "column": "9",
+ "line": "986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOE_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60672@macro@GPIOF_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOF_BASE",
+ "location": {
+ "column": "9",
+ "line": "987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOF_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60732@macro@GPIOG_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOG_BASE",
+ "location": {
+ "column": "9",
+ "line": "988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOG_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60792@macro@GPIOH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOH_BASE",
+ "location": {
+ "column": "9",
+ "line": "989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60852@macro@GPIOI_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOI_BASE",
+ "location": {
+ "column": "9",
+ "line": "990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOI_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60912@macro@CRC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_BASE",
+ "location": {
+ "column": "9",
+ "line": "991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@60972@macro@RCC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BASE",
+ "location": {
+ "column": "9",
+ "line": "992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61032@macro@FLASH_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61092@macro@DMA1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_BASE",
+ "location": {
+ "column": "9",
+ "line": "994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61152@macro@DMA1_Stream0_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream0_BASE",
+ "location": {
+ "column": "9",
+ "line": "995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream0_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61205@macro@DMA1_Stream1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream1_BASE",
+ "location": {
+ "column": "9",
+ "line": "996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61258@macro@DMA1_Stream2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream2_BASE",
+ "location": {
+ "column": "9",
+ "line": "997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61311@macro@DMA1_Stream3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream3_BASE",
+ "location": {
+ "column": "9",
+ "line": "998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61364@macro@DMA1_Stream4_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream4_BASE",
+ "location": {
+ "column": "9",
+ "line": "999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream4_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61417@macro@DMA1_Stream5_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream5_BASE",
+ "location": {
+ "column": "9",
+ "line": "1000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream5_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61470@macro@DMA1_Stream6_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream6_BASE",
+ "location": {
+ "column": "9",
+ "line": "1001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream6_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61523@macro@DMA1_Stream7_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream7_BASE",
+ "location": {
+ "column": "9",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream7_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61576@macro@DMA2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_BASE",
+ "location": {
+ "column": "9",
+ "line": "1003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61636@macro@DMA2_Stream0_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream0_BASE",
+ "location": {
+ "column": "9",
+ "line": "1004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream0_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61689@macro@DMA2_Stream1_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream1_BASE",
+ "location": {
+ "column": "9",
+ "line": "1005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream1_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61742@macro@DMA2_Stream2_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream2_BASE",
+ "location": {
+ "column": "9",
+ "line": "1006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream2_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61795@macro@DMA2_Stream3_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream3_BASE",
+ "location": {
+ "column": "9",
+ "line": "1007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream3_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61848@macro@DMA2_Stream4_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream4_BASE",
+ "location": {
+ "column": "9",
+ "line": "1008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream4_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61901@macro@DMA2_Stream5_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream5_BASE",
+ "location": {
+ "column": "9",
+ "line": "1009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream5_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@61954@macro@DMA2_Stream6_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream6_BASE",
+ "location": {
+ "column": "9",
+ "line": "1010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream6_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62007@macro@DMA2_Stream7_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream7_BASE",
+ "location": {
+ "column": "9",
+ "line": "1011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream7_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62060@macro@ETH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_BASE",
+ "location": {
+ "column": "9",
+ "line": "1012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62120@macro@ETH_MAC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_BASE",
+ "location": {
+ "column": "9",
+ "line": "1013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MAC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62162@macro@ETH_MMC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMC_BASE",
+ "location": {
+ "column": "9",
+ "line": "1014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62215@macro@ETH_PTP_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTP_BASE",
+ "location": {
+ "column": "9",
+ "line": "1015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTP_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62268@macro@ETH_DMA_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMA_BASE",
+ "location": {
+ "column": "9",
+ "line": "1016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMA_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62349@macro@DCMI_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_BASE",
+ "location": {
+ "column": "9",
+ "line": "1019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62410@macro@RNG_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_BASE",
+ "location": {
+ "column": "9",
+ "line": "1020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62516@macro@FSMC_Bank1_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank1_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "1023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62572@macro@FSMC_Bank1E_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank1E_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "1024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1E_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62628@macro@FSMC_Bank2_3_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank2_3_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "1025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank2_3_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62684@macro@FSMC_Bank4_R_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank4_R_BASE",
+ "location": {
+ "column": "9",
+ "line": "1026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank4_R_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62786@macro@DBGMCU_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_BASE",
+ "location": {
+ "column": "9",
+ "line": "1030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62866@macro@USB_OTG_HS_PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS_PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "1032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS_PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62925@macro@USB_OTG_FS_PERIPH_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS_PERIPH_BASE",
+ "location": {
+ "column": "9",
+ "line": "1033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS_PERIPH_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@62986@macro@USB_OTG_GLOBAL_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GLOBAL_BASE",
+ "location": {
+ "column": "9",
+ "line": "1035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GLOBAL_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63040@macro@USB_OTG_DEVICE_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEVICE_BASE",
+ "location": {
+ "column": "9",
+ "line": "1036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEVICE_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63094@macro@USB_OTG_IN_ENDPOINT_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_IN_ENDPOINT_BASE",
+ "location": {
+ "column": "9",
+ "line": "1037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_IN_ENDPOINT_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63148@macro@USB_OTG_OUT_ENDPOINT_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_OUT_ENDPOINT_BASE",
+ "location": {
+ "column": "9",
+ "line": "1038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_OUT_ENDPOINT_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63202@macro@USB_OTG_EP_REG_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EP_REG_SIZE",
+ "location": {
+ "column": "9",
+ "line": "1039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EP_REG_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63255@macro@USB_OTG_HOST_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HOST_BASE",
+ "location": {
+ "column": "9",
+ "line": "1040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HOST_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63309@macro@USB_OTG_HOST_PORT_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HOST_PORT_BASE",
+ "location": {
+ "column": "9",
+ "line": "1041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HOST_PORT_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63363@macro@USB_OTG_HOST_CHANNEL_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HOST_CHANNEL_BASE",
+ "location": {
+ "column": "9",
+ "line": "1042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HOST_CHANNEL_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63417@macro@USB_OTG_HOST_CHANNEL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HOST_CHANNEL_SIZE",
+ "location": {
+ "column": "9",
+ "line": "1043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HOST_CHANNEL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63470@macro@USB_OTG_PCGCCTL_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_BASE",
+ "location": {
+ "column": "9",
+ "line": "1044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63524@macro@USB_OTG_FIFO_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FIFO_BASE",
+ "location": {
+ "column": "9",
+ "line": "1045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FIFO_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63579@macro@USB_OTG_FIFO_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FIFO_SIZE",
+ "location": {
+ "column": "9",
+ "line": "1046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FIFO_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63636@macro@UID_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UID_BASE",
+ "location": {
+ "column": "9",
+ "line": "1048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UID_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63744@macro@FLASHSIZE_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASHSIZE_BASE",
+ "location": {
+ "column": "9",
+ "line": "1049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASHSIZE_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@63852@macro@PACKAGE_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PACKAGE_BASE",
+ "location": {
+ "column": "9",
+ "line": "1050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PACKAGE_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64037@macro@TIM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM2",
+ "location": {
+ "column": "9",
+ "line": "1058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64094@macro@TIM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM3",
+ "location": {
+ "column": "9",
+ "line": "1059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64151@macro@TIM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM4",
+ "location": {
+ "column": "9",
+ "line": "1060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64208@macro@TIM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM5",
+ "location": {
+ "column": "9",
+ "line": "1061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64265@macro@TIM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM6",
+ "location": {
+ "column": "9",
+ "line": "1062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64322@macro@TIM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM7",
+ "location": {
+ "column": "9",
+ "line": "1063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64379@macro@TIM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM12",
+ "location": {
+ "column": "9",
+ "line": "1064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64437@macro@TIM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM13",
+ "location": {
+ "column": "9",
+ "line": "1065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64495@macro@TIM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM14",
+ "location": {
+ "column": "9",
+ "line": "1066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64553@macro@RTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC",
+ "location": {
+ "column": "9",
+ "line": "1067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64609@macro@WWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG",
+ "location": {
+ "column": "9",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64667@macro@IWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG",
+ "location": {
+ "column": "9",
+ "line": "1069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64725@macro@I2S2ext",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2S2ext",
+ "location": {
+ "column": "9",
+ "line": "1070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2S2ext",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64785@macro@SPI2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI2",
+ "location": {
+ "column": "9",
+ "line": "1071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64842@macro@SPI3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI3",
+ "location": {
+ "column": "9",
+ "line": "1072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64899@macro@I2S3ext",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2S3ext",
+ "location": {
+ "column": "9",
+ "line": "1073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2S3ext",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@64959@macro@USART2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART2",
+ "location": {
+ "column": "9",
+ "line": "1074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65020@macro@USART3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART3",
+ "location": {
+ "column": "9",
+ "line": "1075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65081@macro@UART4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART4",
+ "location": {
+ "column": "9",
+ "line": "1076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65141@macro@UART5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART5",
+ "location": {
+ "column": "9",
+ "line": "1077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "UART5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65201@macro@I2C1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C1",
+ "location": {
+ "column": "9",
+ "line": "1078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65258@macro@I2C2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C2",
+ "location": {
+ "column": "9",
+ "line": "1079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65315@macro@I2C3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C3",
+ "location": {
+ "column": "9",
+ "line": "1080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65372@macro@CAN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN1",
+ "location": {
+ "column": "9",
+ "line": "1081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65429@macro@CAN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN2",
+ "location": {
+ "column": "9",
+ "line": "1082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65486@macro@PWR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR",
+ "location": {
+ "column": "9",
+ "line": "1083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65542@macro@DAC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC1",
+ "location": {
+ "column": "9",
+ "line": "1084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65598@macro@DAC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC",
+ "location": {
+ "column": "9",
+ "line": "1085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65684@macro@TIM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM1",
+ "location": {
+ "column": "9",
+ "line": "1086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65741@macro@TIM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM8",
+ "location": {
+ "column": "9",
+ "line": "1087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65798@macro@USART1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART1",
+ "location": {
+ "column": "9",
+ "line": "1088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65859@macro@USART6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART6",
+ "location": {
+ "column": "9",
+ "line": "1089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65920@macro@ADC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC1",
+ "location": {
+ "column": "9",
+ "line": "1090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@65977@macro@ADC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC2",
+ "location": {
+ "column": "9",
+ "line": "1091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66034@macro@ADC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC3",
+ "location": {
+ "column": "9",
+ "line": "1092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66091@macro@ADC123_COMMON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC123_COMMON",
+ "location": {
+ "column": "9",
+ "line": "1093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC123_COMMON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66185@macro@ADC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC",
+ "location": {
+ "column": "9",
+ "line": "1095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66229@macro@SDIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO",
+ "location": {
+ "column": "9",
+ "line": "1096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66287@macro@SPI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI1",
+ "location": {
+ "column": "9",
+ "line": "1097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66344@macro@SYSCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG",
+ "location": {
+ "column": "9",
+ "line": "1098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66406@macro@EXTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI",
+ "location": {
+ "column": "9",
+ "line": "1099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66464@macro@TIM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM9",
+ "location": {
+ "column": "9",
+ "line": "1100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66521@macro@TIM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM10",
+ "location": {
+ "column": "9",
+ "line": "1101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66579@macro@TIM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM11",
+ "location": {
+ "column": "9",
+ "line": "1102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66637@macro@GPIOA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOA",
+ "location": {
+ "column": "9",
+ "line": "1103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66696@macro@GPIOB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOB",
+ "location": {
+ "column": "9",
+ "line": "1104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66755@macro@GPIOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOC",
+ "location": {
+ "column": "9",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66814@macro@GPIOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOD",
+ "location": {
+ "column": "9",
+ "line": "1106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66873@macro@GPIOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOE",
+ "location": {
+ "column": "9",
+ "line": "1107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66932@macro@GPIOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOF",
+ "location": {
+ "column": "9",
+ "line": "1108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@66991@macro@GPIOG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOG",
+ "location": {
+ "column": "9",
+ "line": "1109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67050@macro@GPIOH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOH",
+ "location": {
+ "column": "9",
+ "line": "1110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67109@macro@GPIOI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIOI",
+ "location": {
+ "column": "9",
+ "line": "1111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIOI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67168@macro@CRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC",
+ "location": {
+ "column": "9",
+ "line": "1112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67224@macro@RCC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC",
+ "location": {
+ "column": "9",
+ "line": "1113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67280@macro@FLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH",
+ "location": {
+ "column": "9",
+ "line": "1114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67342@macro@DMA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1",
+ "location": {
+ "column": "9",
+ "line": "1115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67399@macro@DMA1_Stream0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream0",
+ "location": {
+ "column": "9",
+ "line": "1116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67471@macro@DMA1_Stream1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream1",
+ "location": {
+ "column": "9",
+ "line": "1117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67543@macro@DMA1_Stream2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream2",
+ "location": {
+ "column": "9",
+ "line": "1118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67615@macro@DMA1_Stream3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream3",
+ "location": {
+ "column": "9",
+ "line": "1119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67687@macro@DMA1_Stream4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream4",
+ "location": {
+ "column": "9",
+ "line": "1120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67759@macro@DMA1_Stream5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream5",
+ "location": {
+ "column": "9",
+ "line": "1121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67831@macro@DMA1_Stream6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream6",
+ "location": {
+ "column": "9",
+ "line": "1122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67903@macro@DMA1_Stream7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA1_Stream7",
+ "location": {
+ "column": "9",
+ "line": "1123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA1_Stream7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@67975@macro@DMA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2",
+ "location": {
+ "column": "9",
+ "line": "1124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68032@macro@DMA2_Stream0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream0",
+ "location": {
+ "column": "9",
+ "line": "1125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68104@macro@DMA2_Stream1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream1",
+ "location": {
+ "column": "9",
+ "line": "1126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68176@macro@DMA2_Stream2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream2",
+ "location": {
+ "column": "9",
+ "line": "1127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68248@macro@DMA2_Stream3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream3",
+ "location": {
+ "column": "9",
+ "line": "1128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68320@macro@DMA2_Stream4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream4",
+ "location": {
+ "column": "9",
+ "line": "1129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68392@macro@DMA2_Stream5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream5",
+ "location": {
+ "column": "9",
+ "line": "1130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68464@macro@DMA2_Stream6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream6",
+ "location": {
+ "column": "9",
+ "line": "1131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68536@macro@DMA2_Stream7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA2_Stream7",
+ "location": {
+ "column": "9",
+ "line": "1132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA2_Stream7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68608@macro@ETH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH",
+ "location": {
+ "column": "9",
+ "line": "1133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68666@macro@DCMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI",
+ "location": {
+ "column": "9",
+ "line": "1134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68724@macro@RNG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG",
+ "location": {
+ "column": "9",
+ "line": "1135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68780@macro@FSMC_Bank1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank1",
+ "location": {
+ "column": "9",
+ "line": "1136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68852@macro@FSMC_Bank1E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank1E",
+ "location": {
+ "column": "9",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank1E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@68926@macro@FSMC_Bank2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank2_3",
+ "location": {
+ "column": "9",
+ "line": "1138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@69002@macro@FSMC_Bank4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_Bank4",
+ "location": {
+ "column": "9",
+ "line": "1139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_Bank4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@69074@macro@DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@69136@macro@USB_OTG_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS",
+ "location": {
+ "column": "9",
+ "line": "1141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@69216@macro@USB_OTG_HS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS",
+ "location": {
+ "column": "9",
+ "line": "1142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@69431@macro@LSI_STARTUP_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSI_STARTUP_TIME",
+ "location": {
+ "column": "9",
+ "line": "1155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "LSI_STARTUP_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70376@macro@ADC_MULTIMODE_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_MULTIMODE_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "1176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_MULTIMODE_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70599@macro@ADC_SR_AWD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_AWD_Pos",
+ "location": {
+ "column": "9",
+ "line": "1179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_AWD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70680@macro@ADC_SR_AWD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_AWD_Msk",
+ "location": {
+ "column": "9",
+ "line": "1180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_AWD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70780@macro@ADC_SR_AWD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_AWD",
+ "location": {
+ "column": "9",
+ "line": "1181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_AWD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70888@macro@ADC_SR_EOC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_EOC_Pos",
+ "location": {
+ "column": "9",
+ "line": "1182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_EOC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@70969@macro@ADC_SR_EOC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_EOC_Msk",
+ "location": {
+ "column": "9",
+ "line": "1183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_EOC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71069@macro@ADC_SR_EOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_EOC",
+ "location": {
+ "column": "9",
+ "line": "1184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_EOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71174@macro@ADC_SR_JEOC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JEOC_Pos",
+ "location": {
+ "column": "9",
+ "line": "1185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JEOC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71255@macro@ADC_SR_JEOC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JEOC_Msk",
+ "location": {
+ "column": "9",
+ "line": "1186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JEOC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71355@macro@ADC_SR_JEOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JEOC",
+ "location": {
+ "column": "9",
+ "line": "1187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JEOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71477@macro@ADC_SR_JSTRT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JSTRT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JSTRT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71558@macro@ADC_SR_JSTRT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JSTRT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JSTRT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71658@macro@ADC_SR_JSTRT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_JSTRT",
+ "location": {
+ "column": "9",
+ "line": "1190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_JSTRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71773@macro@ADC_SR_STRT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_STRT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_STRT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71854@macro@ADC_SR_STRT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_STRT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_STRT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@71954@macro@ADC_SR_STRT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_STRT",
+ "location": {
+ "column": "9",
+ "line": "1193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_STRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72068@macro@ADC_SR_OVR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_OVR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_OVR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72149@macro@ADC_SR_OVR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_OVR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_OVR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72249@macro@ADC_SR_OVR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SR_OVR",
+ "location": {
+ "column": "9",
+ "line": "1196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SR_OVR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72433@macro@ADC_CR1_AWDCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "1199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72514@macro@ADC_CR1_AWDCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "1200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72614@macro@ADC_CR1_AWDCH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH",
+ "location": {
+ "column": "9",
+ "line": "1201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72755@macro@ADC_CR1_AWDCH_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_0",
+ "location": {
+ "column": "9",
+ "line": "1202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72855@macro@ADC_CR1_AWDCH_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_1",
+ "location": {
+ "column": "9",
+ "line": "1203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@72955@macro@ADC_CR1_AWDCH_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_2",
+ "location": {
+ "column": "9",
+ "line": "1204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73055@macro@ADC_CR1_AWDCH_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_3",
+ "location": {
+ "column": "9",
+ "line": "1205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73155@macro@ADC_CR1_AWDCH_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDCH_4",
+ "location": {
+ "column": "9",
+ "line": "1206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDCH_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73255@macro@ADC_CR1_EOCIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_EOCIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_EOCIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73336@macro@ADC_CR1_EOCIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_EOCIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_EOCIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73436@macro@ADC_CR1_EOCIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_EOCIE",
+ "location": {
+ "column": "9",
+ "line": "1209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_EOCIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73548@macro@ADC_CR1_AWDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73629@macro@ADC_CR1_AWDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73729@macro@ADC_CR1_AWDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDIE",
+ "location": {
+ "column": "9",
+ "line": "1212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73850@macro@ADC_CR1_JEOCIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JEOCIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JEOCIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@73931@macro@ADC_CR1_JEOCIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JEOCIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JEOCIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74031@macro@ADC_CR1_JEOCIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JEOCIE",
+ "location": {
+ "column": "9",
+ "line": "1215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JEOCIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74157@macro@ADC_CR1_SCAN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_SCAN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_SCAN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74238@macro@ADC_CR1_SCAN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_SCAN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_SCAN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74338@macro@ADC_CR1_SCAN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_SCAN",
+ "location": {
+ "column": "9",
+ "line": "1218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_SCAN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74435@macro@ADC_CR1_AWDSGL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDSGL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDSGL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74516@macro@ADC_CR1_AWDSGL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDSGL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDSGL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74616@macro@ADC_CR1_AWDSGL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDSGL",
+ "location": {
+ "column": "9",
+ "line": "1221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDSGL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74756@macro@ADC_CR1_JAUTO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAUTO_Pos",
+ "location": {
+ "column": "9",
+ "line": "1222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAUTO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74837@macro@ADC_CR1_JAUTO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAUTO_Msk",
+ "location": {
+ "column": "9",
+ "line": "1223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAUTO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@74937@macro@ADC_CR1_JAUTO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAUTO",
+ "location": {
+ "column": "9",
+ "line": "1224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAUTO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75060@macro@ADC_CR1_DISCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75141@macro@ADC_CR1_DISCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75241@macro@ADC_CR1_DISCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCEN",
+ "location": {
+ "column": "9",
+ "line": "1227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75367@macro@ADC_CR1_JDISCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JDISCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JDISCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75448@macro@ADC_CR1_JDISCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JDISCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JDISCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75548@macro@ADC_CR1_JDISCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JDISCEN",
+ "location": {
+ "column": "9",
+ "line": "1230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JDISCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75675@macro@ADC_CR1_DISCNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75756@macro@ADC_CR1_DISCNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75856@macro@ADC_CR1_DISCNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM",
+ "location": {
+ "column": "9",
+ "line": "1233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@75996@macro@ADC_CR1_DISCNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM_0",
+ "location": {
+ "column": "9",
+ "line": "1234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76096@macro@ADC_CR1_DISCNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM_1",
+ "location": {
+ "column": "9",
+ "line": "1235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76196@macro@ADC_CR1_DISCNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_DISCNUM_2",
+ "location": {
+ "column": "9",
+ "line": "1236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_DISCNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76296@macro@ADC_CR1_JAWDEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAWDEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAWDEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76377@macro@ADC_CR1_JAWDEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAWDEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAWDEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76477@macro@ADC_CR1_JAWDEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_JAWDEN",
+ "location": {
+ "column": "9",
+ "line": "1239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_JAWDEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76608@macro@ADC_CR1_AWDEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76689@macro@ADC_CR1_AWDEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76789@macro@ADC_CR1_AWDEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_AWDEN",
+ "location": {
+ "column": "9",
+ "line": "1242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_AWDEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@76919@macro@ADC_CR1_RES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_RES_Pos",
+ "location": {
+ "column": "9",
+ "line": "1243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_RES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77000@macro@ADC_CR1_RES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_RES_Msk",
+ "location": {
+ "column": "9",
+ "line": "1244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_RES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77100@macro@ADC_CR1_RES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_RES",
+ "location": {
+ "column": "9",
+ "line": "1245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_RES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77214@macro@ADC_CR1_RES_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_RES_0",
+ "location": {
+ "column": "9",
+ "line": "1246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_RES_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77314@macro@ADC_CR1_RES_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_RES_1",
+ "location": {
+ "column": "9",
+ "line": "1247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_RES_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77414@macro@ADC_CR1_OVRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_OVRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_OVRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77495@macro@ADC_CR1_OVRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_OVRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_OVRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77595@macro@ADC_CR1_OVRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR1_OVRIE",
+ "location": {
+ "column": "9",
+ "line": "1250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR1_OVRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77793@macro@ADC_CR2_ADON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ADON_Pos",
+ "location": {
+ "column": "9",
+ "line": "1253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ADON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77874@macro@ADC_CR2_ADON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ADON_Msk",
+ "location": {
+ "column": "9",
+ "line": "1254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ADON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@77974@macro@ADC_CR2_ADON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ADON",
+ "location": {
+ "column": "9",
+ "line": "1255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ADON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78084@macro@ADC_CR2_CONT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_CONT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_CONT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78165@macro@ADC_CR2_CONT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_CONT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_CONT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78265@macro@ADC_CR2_CONT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_CONT",
+ "location": {
+ "column": "9",
+ "line": "1258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_CONT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78374@macro@ADC_CR2_DMA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DMA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DMA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78455@macro@ADC_CR2_DMA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DMA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DMA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78555@macro@ADC_CR2_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DMA",
+ "location": {
+ "column": "9",
+ "line": "1261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78668@macro@ADC_CR2_DDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78749@macro@ADC_CR2_DDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78849@macro@ADC_CR2_DDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_DDS",
+ "location": {
+ "column": "9",
+ "line": "1264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_DDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@78971@macro@ADC_CR2_EOCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EOCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EOCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79052@macro@ADC_CR2_EOCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EOCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EOCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79152@macro@ADC_CR2_EOCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EOCS",
+ "location": {
+ "column": "9",
+ "line": "1267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EOCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79267@macro@ADC_CR2_ALIGN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ALIGN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ALIGN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79348@macro@ADC_CR2_ALIGN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ALIGN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ALIGN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79448@macro@ADC_CR2_ALIGN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_ALIGN",
+ "location": {
+ "column": "9",
+ "line": "1270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_ALIGN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79550@macro@ADC_CR2_JEXTSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79631@macro@ADC_CR2_JEXTSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79731@macro@ADC_CR2_JEXTSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL",
+ "location": {
+ "column": "9",
+ "line": "1273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79879@macro@ADC_CR2_JEXTSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_0",
+ "location": {
+ "column": "9",
+ "line": "1274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@79979@macro@ADC_CR2_JEXTSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_1",
+ "location": {
+ "column": "9",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80079@macro@ADC_CR2_JEXTSEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_2",
+ "location": {
+ "column": "9",
+ "line": "1276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80179@macro@ADC_CR2_JEXTSEL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTSEL_3",
+ "location": {
+ "column": "9",
+ "line": "1277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTSEL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80279@macro@ADC_CR2_JEXTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80360@macro@ADC_CR2_JEXTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80460@macro@ADC_CR2_JEXTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTEN",
+ "location": {
+ "column": "9",
+ "line": "1280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80622@macro@ADC_CR2_JEXTEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTEN_0",
+ "location": {
+ "column": "9",
+ "line": "1281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80722@macro@ADC_CR2_JEXTEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JEXTEN_1",
+ "location": {
+ "column": "9",
+ "line": "1282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JEXTEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80822@macro@ADC_CR2_JSWSTART_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JSWSTART_Pos",
+ "location": {
+ "column": "9",
+ "line": "1283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JSWSTART_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@80903@macro@ADC_CR2_JSWSTART_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JSWSTART_Msk",
+ "location": {
+ "column": "9",
+ "line": "1284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JSWSTART_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81003@macro@ADC_CR2_JSWSTART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_JSWSTART",
+ "location": {
+ "column": "9",
+ "line": "1285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_JSWSTART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81128@macro@ADC_CR2_EXTSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81209@macro@ADC_CR2_EXTSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81309@macro@ADC_CR2_EXTSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL",
+ "location": {
+ "column": "9",
+ "line": "1288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81455@macro@ADC_CR2_EXTSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_0",
+ "location": {
+ "column": "9",
+ "line": "1289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81555@macro@ADC_CR2_EXTSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_1",
+ "location": {
+ "column": "9",
+ "line": "1290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81655@macro@ADC_CR2_EXTSEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_2",
+ "location": {
+ "column": "9",
+ "line": "1291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81755@macro@ADC_CR2_EXTSEL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTSEL_3",
+ "location": {
+ "column": "9",
+ "line": "1292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTSEL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81855@macro@ADC_CR2_EXTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@81936@macro@ADC_CR2_EXTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82036@macro@ADC_CR2_EXTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTEN",
+ "location": {
+ "column": "9",
+ "line": "1295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82196@macro@ADC_CR2_EXTEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTEN_0",
+ "location": {
+ "column": "9",
+ "line": "1296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82296@macro@ADC_CR2_EXTEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_EXTEN_1",
+ "location": {
+ "column": "9",
+ "line": "1297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_EXTEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82396@macro@ADC_CR2_SWSTART_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_SWSTART_Pos",
+ "location": {
+ "column": "9",
+ "line": "1298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_SWSTART_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82477@macro@ADC_CR2_SWSTART_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_SWSTART_Msk",
+ "location": {
+ "column": "9",
+ "line": "1299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_SWSTART_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82577@macro@ADC_CR2_SWSTART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CR2_SWSTART",
+ "location": {
+ "column": "9",
+ "line": "1300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CR2_SWSTART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82785@macro@ADC_SMPR1_SMP10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10_Pos",
+ "location": {
+ "column": "9",
+ "line": "1303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82866@macro@ADC_SMPR1_SMP10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10_Msk",
+ "location": {
+ "column": "9",
+ "line": "1304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@82966@macro@ADC_SMPR1_SMP10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10",
+ "location": {
+ "column": "9",
+ "line": "1305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83104@macro@ADC_SMPR1_SMP10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10_0",
+ "location": {
+ "column": "9",
+ "line": "1306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83204@macro@ADC_SMPR1_SMP10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10_1",
+ "location": {
+ "column": "9",
+ "line": "1307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83304@macro@ADC_SMPR1_SMP10_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP10_2",
+ "location": {
+ "column": "9",
+ "line": "1308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP10_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83404@macro@ADC_SMPR1_SMP11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11_Pos",
+ "location": {
+ "column": "9",
+ "line": "1309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83485@macro@ADC_SMPR1_SMP11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11_Msk",
+ "location": {
+ "column": "9",
+ "line": "1310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83585@macro@ADC_SMPR1_SMP11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11",
+ "location": {
+ "column": "9",
+ "line": "1311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83723@macro@ADC_SMPR1_SMP11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11_0",
+ "location": {
+ "column": "9",
+ "line": "1312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83823@macro@ADC_SMPR1_SMP11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11_1",
+ "location": {
+ "column": "9",
+ "line": "1313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@83923@macro@ADC_SMPR1_SMP11_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP11_2",
+ "location": {
+ "column": "9",
+ "line": "1314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP11_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84023@macro@ADC_SMPR1_SMP12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12_Pos",
+ "location": {
+ "column": "9",
+ "line": "1315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84104@macro@ADC_SMPR1_SMP12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12_Msk",
+ "location": {
+ "column": "9",
+ "line": "1316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84204@macro@ADC_SMPR1_SMP12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12",
+ "location": {
+ "column": "9",
+ "line": "1317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84342@macro@ADC_SMPR1_SMP12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12_0",
+ "location": {
+ "column": "9",
+ "line": "1318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84442@macro@ADC_SMPR1_SMP12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12_1",
+ "location": {
+ "column": "9",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84542@macro@ADC_SMPR1_SMP12_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP12_2",
+ "location": {
+ "column": "9",
+ "line": "1320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP12_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84642@macro@ADC_SMPR1_SMP13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13_Pos",
+ "location": {
+ "column": "9",
+ "line": "1321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84723@macro@ADC_SMPR1_SMP13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13_Msk",
+ "location": {
+ "column": "9",
+ "line": "1322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84823@macro@ADC_SMPR1_SMP13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13",
+ "location": {
+ "column": "9",
+ "line": "1323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@84961@macro@ADC_SMPR1_SMP13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13_0",
+ "location": {
+ "column": "9",
+ "line": "1324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85061@macro@ADC_SMPR1_SMP13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13_1",
+ "location": {
+ "column": "9",
+ "line": "1325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85161@macro@ADC_SMPR1_SMP13_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP13_2",
+ "location": {
+ "column": "9",
+ "line": "1326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP13_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85261@macro@ADC_SMPR1_SMP14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14_Pos",
+ "location": {
+ "column": "9",
+ "line": "1327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85342@macro@ADC_SMPR1_SMP14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14_Msk",
+ "location": {
+ "column": "9",
+ "line": "1328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85442@macro@ADC_SMPR1_SMP14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14",
+ "location": {
+ "column": "9",
+ "line": "1329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85580@macro@ADC_SMPR1_SMP14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14_0",
+ "location": {
+ "column": "9",
+ "line": "1330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85680@macro@ADC_SMPR1_SMP14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14_1",
+ "location": {
+ "column": "9",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85780@macro@ADC_SMPR1_SMP14_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP14_2",
+ "location": {
+ "column": "9",
+ "line": "1332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP14_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85880@macro@ADC_SMPR1_SMP15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15_Pos",
+ "location": {
+ "column": "9",
+ "line": "1333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@85961@macro@ADC_SMPR1_SMP15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15_Msk",
+ "location": {
+ "column": "9",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86061@macro@ADC_SMPR1_SMP15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15",
+ "location": {
+ "column": "9",
+ "line": "1335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86199@macro@ADC_SMPR1_SMP15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15_0",
+ "location": {
+ "column": "9",
+ "line": "1336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86299@macro@ADC_SMPR1_SMP15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15_1",
+ "location": {
+ "column": "9",
+ "line": "1337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86399@macro@ADC_SMPR1_SMP15_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP15_2",
+ "location": {
+ "column": "9",
+ "line": "1338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP15_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86499@macro@ADC_SMPR1_SMP16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16_Pos",
+ "location": {
+ "column": "9",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86580@macro@ADC_SMPR1_SMP16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16_Msk",
+ "location": {
+ "column": "9",
+ "line": "1340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86680@macro@ADC_SMPR1_SMP16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16",
+ "location": {
+ "column": "9",
+ "line": "1341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86818@macro@ADC_SMPR1_SMP16_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16_0",
+ "location": {
+ "column": "9",
+ "line": "1342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@86918@macro@ADC_SMPR1_SMP16_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16_1",
+ "location": {
+ "column": "9",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87018@macro@ADC_SMPR1_SMP16_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP16_2",
+ "location": {
+ "column": "9",
+ "line": "1344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP16_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87118@macro@ADC_SMPR1_SMP17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17_Pos",
+ "location": {
+ "column": "9",
+ "line": "1345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87199@macro@ADC_SMPR1_SMP17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17_Msk",
+ "location": {
+ "column": "9",
+ "line": "1346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87299@macro@ADC_SMPR1_SMP17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17",
+ "location": {
+ "column": "9",
+ "line": "1347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87437@macro@ADC_SMPR1_SMP17_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17_0",
+ "location": {
+ "column": "9",
+ "line": "1348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87537@macro@ADC_SMPR1_SMP17_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17_1",
+ "location": {
+ "column": "9",
+ "line": "1349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87637@macro@ADC_SMPR1_SMP17_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP17_2",
+ "location": {
+ "column": "9",
+ "line": "1350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP17_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87737@macro@ADC_SMPR1_SMP18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18_Pos",
+ "location": {
+ "column": "9",
+ "line": "1351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87818@macro@ADC_SMPR1_SMP18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18_Msk",
+ "location": {
+ "column": "9",
+ "line": "1352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@87918@macro@ADC_SMPR1_SMP18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18",
+ "location": {
+ "column": "9",
+ "line": "1353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88056@macro@ADC_SMPR1_SMP18_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18_0",
+ "location": {
+ "column": "9",
+ "line": "1354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88156@macro@ADC_SMPR1_SMP18_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18_1",
+ "location": {
+ "column": "9",
+ "line": "1355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88256@macro@ADC_SMPR1_SMP18_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR1_SMP18_2",
+ "location": {
+ "column": "9",
+ "line": "1356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR1_SMP18_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88440@macro@ADC_SMPR2_SMP0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88521@macro@ADC_SMPR2_SMP0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88621@macro@ADC_SMPR2_SMP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0",
+ "location": {
+ "column": "9",
+ "line": "1361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88757@macro@ADC_SMPR2_SMP0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0_0",
+ "location": {
+ "column": "9",
+ "line": "1362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88857@macro@ADC_SMPR2_SMP0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0_1",
+ "location": {
+ "column": "9",
+ "line": "1363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@88957@macro@ADC_SMPR2_SMP0_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP0_2",
+ "location": {
+ "column": "9",
+ "line": "1364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP0_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89057@macro@ADC_SMPR2_SMP1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89138@macro@ADC_SMPR2_SMP1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89238@macro@ADC_SMPR2_SMP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1",
+ "location": {
+ "column": "9",
+ "line": "1367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89374@macro@ADC_SMPR2_SMP1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1_0",
+ "location": {
+ "column": "9",
+ "line": "1368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89474@macro@ADC_SMPR2_SMP1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1_1",
+ "location": {
+ "column": "9",
+ "line": "1369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89574@macro@ADC_SMPR2_SMP1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP1_2",
+ "location": {
+ "column": "9",
+ "line": "1370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89674@macro@ADC_SMPR2_SMP2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89755@macro@ADC_SMPR2_SMP2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89855@macro@ADC_SMPR2_SMP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2",
+ "location": {
+ "column": "9",
+ "line": "1373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@89991@macro@ADC_SMPR2_SMP2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2_0",
+ "location": {
+ "column": "9",
+ "line": "1374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90091@macro@ADC_SMPR2_SMP2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2_1",
+ "location": {
+ "column": "9",
+ "line": "1375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90191@macro@ADC_SMPR2_SMP2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP2_2",
+ "location": {
+ "column": "9",
+ "line": "1376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90291@macro@ADC_SMPR2_SMP3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90372@macro@ADC_SMPR2_SMP3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90472@macro@ADC_SMPR2_SMP3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3",
+ "location": {
+ "column": "9",
+ "line": "1379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90608@macro@ADC_SMPR2_SMP3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3_0",
+ "location": {
+ "column": "9",
+ "line": "1380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90708@macro@ADC_SMPR2_SMP3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3_1",
+ "location": {
+ "column": "9",
+ "line": "1381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90808@macro@ADC_SMPR2_SMP3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP3_2",
+ "location": {
+ "column": "9",
+ "line": "1382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90908@macro@ADC_SMPR2_SMP4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4_Pos",
+ "location": {
+ "column": "9",
+ "line": "1383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@90989@macro@ADC_SMPR2_SMP4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4_Msk",
+ "location": {
+ "column": "9",
+ "line": "1384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91089@macro@ADC_SMPR2_SMP4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4",
+ "location": {
+ "column": "9",
+ "line": "1385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91225@macro@ADC_SMPR2_SMP4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4_0",
+ "location": {
+ "column": "9",
+ "line": "1386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91325@macro@ADC_SMPR2_SMP4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4_1",
+ "location": {
+ "column": "9",
+ "line": "1387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91425@macro@ADC_SMPR2_SMP4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP4_2",
+ "location": {
+ "column": "9",
+ "line": "1388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91525@macro@ADC_SMPR2_SMP5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5_Pos",
+ "location": {
+ "column": "9",
+ "line": "1389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91606@macro@ADC_SMPR2_SMP5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5_Msk",
+ "location": {
+ "column": "9",
+ "line": "1390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91706@macro@ADC_SMPR2_SMP5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5",
+ "location": {
+ "column": "9",
+ "line": "1391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91842@macro@ADC_SMPR2_SMP5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5_0",
+ "location": {
+ "column": "9",
+ "line": "1392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@91942@macro@ADC_SMPR2_SMP5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5_1",
+ "location": {
+ "column": "9",
+ "line": "1393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92042@macro@ADC_SMPR2_SMP5_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP5_2",
+ "location": {
+ "column": "9",
+ "line": "1394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP5_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92142@macro@ADC_SMPR2_SMP6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6_Pos",
+ "location": {
+ "column": "9",
+ "line": "1395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92223@macro@ADC_SMPR2_SMP6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6_Msk",
+ "location": {
+ "column": "9",
+ "line": "1396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92323@macro@ADC_SMPR2_SMP6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6",
+ "location": {
+ "column": "9",
+ "line": "1397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92459@macro@ADC_SMPR2_SMP6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6_0",
+ "location": {
+ "column": "9",
+ "line": "1398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92559@macro@ADC_SMPR2_SMP6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6_1",
+ "location": {
+ "column": "9",
+ "line": "1399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92659@macro@ADC_SMPR2_SMP6_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP6_2",
+ "location": {
+ "column": "9",
+ "line": "1400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP6_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92759@macro@ADC_SMPR2_SMP7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7_Pos",
+ "location": {
+ "column": "9",
+ "line": "1401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92840@macro@ADC_SMPR2_SMP7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7_Msk",
+ "location": {
+ "column": "9",
+ "line": "1402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@92940@macro@ADC_SMPR2_SMP7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7",
+ "location": {
+ "column": "9",
+ "line": "1403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93076@macro@ADC_SMPR2_SMP7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7_0",
+ "location": {
+ "column": "9",
+ "line": "1404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93176@macro@ADC_SMPR2_SMP7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7_1",
+ "location": {
+ "column": "9",
+ "line": "1405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93276@macro@ADC_SMPR2_SMP7_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP7_2",
+ "location": {
+ "column": "9",
+ "line": "1406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP7_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93376@macro@ADC_SMPR2_SMP8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8_Pos",
+ "location": {
+ "column": "9",
+ "line": "1407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93457@macro@ADC_SMPR2_SMP8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8_Msk",
+ "location": {
+ "column": "9",
+ "line": "1408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93557@macro@ADC_SMPR2_SMP8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8",
+ "location": {
+ "column": "9",
+ "line": "1409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93693@macro@ADC_SMPR2_SMP8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8_0",
+ "location": {
+ "column": "9",
+ "line": "1410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93793@macro@ADC_SMPR2_SMP8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8_1",
+ "location": {
+ "column": "9",
+ "line": "1411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93893@macro@ADC_SMPR2_SMP8_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP8_2",
+ "location": {
+ "column": "9",
+ "line": "1412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP8_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@93993@macro@ADC_SMPR2_SMP9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9_Pos",
+ "location": {
+ "column": "9",
+ "line": "1413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94074@macro@ADC_SMPR2_SMP9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9_Msk",
+ "location": {
+ "column": "9",
+ "line": "1414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94174@macro@ADC_SMPR2_SMP9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9",
+ "location": {
+ "column": "9",
+ "line": "1415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94310@macro@ADC_SMPR2_SMP9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9_0",
+ "location": {
+ "column": "9",
+ "line": "1416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94410@macro@ADC_SMPR2_SMP9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9_1",
+ "location": {
+ "column": "9",
+ "line": "1417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94510@macro@ADC_SMPR2_SMP9_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SMPR2_SMP9_2",
+ "location": {
+ "column": "9",
+ "line": "1418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SMPR2_SMP9_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94694@macro@ADC_JOFR1_JOFFSET1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR1_JOFFSET1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR1_JOFFSET1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94775@macro@ADC_JOFR1_JOFFSET1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR1_JOFFSET1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR1_JOFFSET1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@94875@macro@ADC_JOFR1_JOFFSET1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR1_JOFFSET1",
+ "location": {
+ "column": "9",
+ "line": "1423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR1_JOFFSET1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95081@macro@ADC_JOFR2_JOFFSET2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR2_JOFFSET2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR2_JOFFSET2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95162@macro@ADC_JOFR2_JOFFSET2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR2_JOFFSET2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR2_JOFFSET2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95262@macro@ADC_JOFR2_JOFFSET2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR2_JOFFSET2",
+ "location": {
+ "column": "9",
+ "line": "1428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR2_JOFFSET2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95468@macro@ADC_JOFR3_JOFFSET3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR3_JOFFSET3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR3_JOFFSET3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95549@macro@ADC_JOFR3_JOFFSET3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR3_JOFFSET3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR3_JOFFSET3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95649@macro@ADC_JOFR3_JOFFSET3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR3_JOFFSET3",
+ "location": {
+ "column": "9",
+ "line": "1433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR3_JOFFSET3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95855@macro@ADC_JOFR4_JOFFSET4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR4_JOFFSET4_Pos",
+ "location": {
+ "column": "9",
+ "line": "1436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR4_JOFFSET4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@95936@macro@ADC_JOFR4_JOFFSET4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR4_JOFFSET4_Msk",
+ "location": {
+ "column": "9",
+ "line": "1437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR4_JOFFSET4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96036@macro@ADC_JOFR4_JOFFSET4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JOFR4_JOFFSET4",
+ "location": {
+ "column": "9",
+ "line": "1438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JOFR4_JOFFSET4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96242@macro@ADC_HTR_HT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_HTR_HT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_HTR_HT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96323@macro@ADC_HTR_HT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_HTR_HT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_HTR_HT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96423@macro@ADC_HTR_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_HTR_HT",
+ "location": {
+ "column": "9",
+ "line": "1443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_HTR_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96625@macro@ADC_LTR_LT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_LTR_LT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_LTR_LT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96706@macro@ADC_LTR_LT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_LTR_LT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_LTR_LT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@96806@macro@ADC_LTR_LT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_LTR_LT",
+ "location": {
+ "column": "9",
+ "line": "1448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_LTR_LT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97007@macro@ADC_SQR1_SQ13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_Pos",
+ "location": {
+ "column": "9",
+ "line": "1451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97088@macro@ADC_SQR1_SQ13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_Msk",
+ "location": {
+ "column": "9",
+ "line": "1452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97188@macro@ADC_SQR1_SQ13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13",
+ "location": {
+ "column": "9",
+ "line": "1453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97328@macro@ADC_SQR1_SQ13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_0",
+ "location": {
+ "column": "9",
+ "line": "1454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97428@macro@ADC_SQR1_SQ13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_1",
+ "location": {
+ "column": "9",
+ "line": "1455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97528@macro@ADC_SQR1_SQ13_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_2",
+ "location": {
+ "column": "9",
+ "line": "1456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97628@macro@ADC_SQR1_SQ13_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_3",
+ "location": {
+ "column": "9",
+ "line": "1457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97728@macro@ADC_SQR1_SQ13_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ13_4",
+ "location": {
+ "column": "9",
+ "line": "1458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ13_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97828@macro@ADC_SQR1_SQ14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_Pos",
+ "location": {
+ "column": "9",
+ "line": "1459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@97909@macro@ADC_SQR1_SQ14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_Msk",
+ "location": {
+ "column": "9",
+ "line": "1460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98009@macro@ADC_SQR1_SQ14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14",
+ "location": {
+ "column": "9",
+ "line": "1461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98149@macro@ADC_SQR1_SQ14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_0",
+ "location": {
+ "column": "9",
+ "line": "1462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98249@macro@ADC_SQR1_SQ14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_1",
+ "location": {
+ "column": "9",
+ "line": "1463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98349@macro@ADC_SQR1_SQ14_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_2",
+ "location": {
+ "column": "9",
+ "line": "1464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98449@macro@ADC_SQR1_SQ14_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_3",
+ "location": {
+ "column": "9",
+ "line": "1465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98549@macro@ADC_SQR1_SQ14_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ14_4",
+ "location": {
+ "column": "9",
+ "line": "1466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ14_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98649@macro@ADC_SQR1_SQ15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_Pos",
+ "location": {
+ "column": "9",
+ "line": "1467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98730@macro@ADC_SQR1_SQ15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_Msk",
+ "location": {
+ "column": "9",
+ "line": "1468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98830@macro@ADC_SQR1_SQ15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15",
+ "location": {
+ "column": "9",
+ "line": "1469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@98970@macro@ADC_SQR1_SQ15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_0",
+ "location": {
+ "column": "9",
+ "line": "1470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99070@macro@ADC_SQR1_SQ15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_1",
+ "location": {
+ "column": "9",
+ "line": "1471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99170@macro@ADC_SQR1_SQ15_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_2",
+ "location": {
+ "column": "9",
+ "line": "1472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99270@macro@ADC_SQR1_SQ15_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_3",
+ "location": {
+ "column": "9",
+ "line": "1473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99370@macro@ADC_SQR1_SQ15_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ15_4",
+ "location": {
+ "column": "9",
+ "line": "1474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ15_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99470@macro@ADC_SQR1_SQ16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_Pos",
+ "location": {
+ "column": "9",
+ "line": "1475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99551@macro@ADC_SQR1_SQ16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_Msk",
+ "location": {
+ "column": "9",
+ "line": "1476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99651@macro@ADC_SQR1_SQ16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16",
+ "location": {
+ "column": "9",
+ "line": "1477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99791@macro@ADC_SQR1_SQ16_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_0",
+ "location": {
+ "column": "9",
+ "line": "1478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99891@macro@ADC_SQR1_SQ16_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_1",
+ "location": {
+ "column": "9",
+ "line": "1479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@99991@macro@ADC_SQR1_SQ16_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_2",
+ "location": {
+ "column": "9",
+ "line": "1480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100091@macro@ADC_SQR1_SQ16_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_3",
+ "location": {
+ "column": "9",
+ "line": "1481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100191@macro@ADC_SQR1_SQ16_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_SQ16_4",
+ "location": {
+ "column": "9",
+ "line": "1482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_SQ16_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100291@macro@ADC_SQR1_L_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_Pos",
+ "location": {
+ "column": "9",
+ "line": "1483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100372@macro@ADC_SQR1_L_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_Msk",
+ "location": {
+ "column": "9",
+ "line": "1484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100472@macro@ADC_SQR1_L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L",
+ "location": {
+ "column": "9",
+ "line": "1485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100605@macro@ADC_SQR1_L_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_0",
+ "location": {
+ "column": "9",
+ "line": "1486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100705@macro@ADC_SQR1_L_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_1",
+ "location": {
+ "column": "9",
+ "line": "1487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100805@macro@ADC_SQR1_L_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_2",
+ "location": {
+ "column": "9",
+ "line": "1488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@100905@macro@ADC_SQR1_L_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR1_L_3",
+ "location": {
+ "column": "9",
+ "line": "1489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR1_L_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101089@macro@ADC_SQR2_SQ7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_Pos",
+ "location": {
+ "column": "9",
+ "line": "1492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101170@macro@ADC_SQR2_SQ7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_Msk",
+ "location": {
+ "column": "9",
+ "line": "1493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101270@macro@ADC_SQR2_SQ7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7",
+ "location": {
+ "column": "9",
+ "line": "1494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101408@macro@ADC_SQR2_SQ7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_0",
+ "location": {
+ "column": "9",
+ "line": "1495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101508@macro@ADC_SQR2_SQ7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_1",
+ "location": {
+ "column": "9",
+ "line": "1496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101608@macro@ADC_SQR2_SQ7_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_2",
+ "location": {
+ "column": "9",
+ "line": "1497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101708@macro@ADC_SQR2_SQ7_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_3",
+ "location": {
+ "column": "9",
+ "line": "1498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101808@macro@ADC_SQR2_SQ7_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ7_4",
+ "location": {
+ "column": "9",
+ "line": "1499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ7_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101908@macro@ADC_SQR2_SQ8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_Pos",
+ "location": {
+ "column": "9",
+ "line": "1500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@101989@macro@ADC_SQR2_SQ8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_Msk",
+ "location": {
+ "column": "9",
+ "line": "1501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102089@macro@ADC_SQR2_SQ8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8",
+ "location": {
+ "column": "9",
+ "line": "1502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102227@macro@ADC_SQR2_SQ8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_0",
+ "location": {
+ "column": "9",
+ "line": "1503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102327@macro@ADC_SQR2_SQ8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_1",
+ "location": {
+ "column": "9",
+ "line": "1504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102427@macro@ADC_SQR2_SQ8_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_2",
+ "location": {
+ "column": "9",
+ "line": "1505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102527@macro@ADC_SQR2_SQ8_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_3",
+ "location": {
+ "column": "9",
+ "line": "1506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102627@macro@ADC_SQR2_SQ8_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ8_4",
+ "location": {
+ "column": "9",
+ "line": "1507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ8_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102727@macro@ADC_SQR2_SQ9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_Pos",
+ "location": {
+ "column": "9",
+ "line": "1508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102808@macro@ADC_SQR2_SQ9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_Msk",
+ "location": {
+ "column": "9",
+ "line": "1509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@102908@macro@ADC_SQR2_SQ9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9",
+ "location": {
+ "column": "9",
+ "line": "1510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103046@macro@ADC_SQR2_SQ9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_0",
+ "location": {
+ "column": "9",
+ "line": "1511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103146@macro@ADC_SQR2_SQ9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_1",
+ "location": {
+ "column": "9",
+ "line": "1512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103246@macro@ADC_SQR2_SQ9_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_2",
+ "location": {
+ "column": "9",
+ "line": "1513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103346@macro@ADC_SQR2_SQ9_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_3",
+ "location": {
+ "column": "9",
+ "line": "1514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103446@macro@ADC_SQR2_SQ9_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ9_4",
+ "location": {
+ "column": "9",
+ "line": "1515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ9_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103546@macro@ADC_SQR2_SQ10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_Pos",
+ "location": {
+ "column": "9",
+ "line": "1516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103627@macro@ADC_SQR2_SQ10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_Msk",
+ "location": {
+ "column": "9",
+ "line": "1517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103727@macro@ADC_SQR2_SQ10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10",
+ "location": {
+ "column": "9",
+ "line": "1518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103867@macro@ADC_SQR2_SQ10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_0",
+ "location": {
+ "column": "9",
+ "line": "1519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@103967@macro@ADC_SQR2_SQ10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_1",
+ "location": {
+ "column": "9",
+ "line": "1520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104067@macro@ADC_SQR2_SQ10_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_2",
+ "location": {
+ "column": "9",
+ "line": "1521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104167@macro@ADC_SQR2_SQ10_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_3",
+ "location": {
+ "column": "9",
+ "line": "1522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104267@macro@ADC_SQR2_SQ10_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ10_4",
+ "location": {
+ "column": "9",
+ "line": "1523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ10_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104367@macro@ADC_SQR2_SQ11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_Pos",
+ "location": {
+ "column": "9",
+ "line": "1524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104448@macro@ADC_SQR2_SQ11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_Msk",
+ "location": {
+ "column": "9",
+ "line": "1525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104548@macro@ADC_SQR2_SQ11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11",
+ "location": {
+ "column": "9",
+ "line": "1526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104688@macro@ADC_SQR2_SQ11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_0",
+ "location": {
+ "column": "9",
+ "line": "1527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104788@macro@ADC_SQR2_SQ11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_1",
+ "location": {
+ "column": "9",
+ "line": "1528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104888@macro@ADC_SQR2_SQ11_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_2",
+ "location": {
+ "column": "9",
+ "line": "1529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@104988@macro@ADC_SQR2_SQ11_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_3",
+ "location": {
+ "column": "9",
+ "line": "1530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105088@macro@ADC_SQR2_SQ11_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ11_4",
+ "location": {
+ "column": "9",
+ "line": "1531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ11_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105188@macro@ADC_SQR2_SQ12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_Pos",
+ "location": {
+ "column": "9",
+ "line": "1532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105269@macro@ADC_SQR2_SQ12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_Msk",
+ "location": {
+ "column": "9",
+ "line": "1533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105369@macro@ADC_SQR2_SQ12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12",
+ "location": {
+ "column": "9",
+ "line": "1534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105509@macro@ADC_SQR2_SQ12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_0",
+ "location": {
+ "column": "9",
+ "line": "1535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105609@macro@ADC_SQR2_SQ12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_1",
+ "location": {
+ "column": "9",
+ "line": "1536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105709@macro@ADC_SQR2_SQ12_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_2",
+ "location": {
+ "column": "9",
+ "line": "1537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105809@macro@ADC_SQR2_SQ12_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_3",
+ "location": {
+ "column": "9",
+ "line": "1538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@105909@macro@ADC_SQR2_SQ12_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR2_SQ12_4",
+ "location": {
+ "column": "9",
+ "line": "1539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR2_SQ12_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106093@macro@ADC_SQR3_SQ1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106174@macro@ADC_SQR3_SQ1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106274@macro@ADC_SQR3_SQ1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1",
+ "location": {
+ "column": "9",
+ "line": "1544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106412@macro@ADC_SQR3_SQ1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_0",
+ "location": {
+ "column": "9",
+ "line": "1545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106512@macro@ADC_SQR3_SQ1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_1",
+ "location": {
+ "column": "9",
+ "line": "1546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106612@macro@ADC_SQR3_SQ1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_2",
+ "location": {
+ "column": "9",
+ "line": "1547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106712@macro@ADC_SQR3_SQ1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_3",
+ "location": {
+ "column": "9",
+ "line": "1548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106812@macro@ADC_SQR3_SQ1_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ1_4",
+ "location": {
+ "column": "9",
+ "line": "1549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ1_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106912@macro@ADC_SQR3_SQ2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@106993@macro@ADC_SQR3_SQ2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107093@macro@ADC_SQR3_SQ2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2",
+ "location": {
+ "column": "9",
+ "line": "1552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107231@macro@ADC_SQR3_SQ2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_0",
+ "location": {
+ "column": "9",
+ "line": "1553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107331@macro@ADC_SQR3_SQ2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_1",
+ "location": {
+ "column": "9",
+ "line": "1554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107431@macro@ADC_SQR3_SQ2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_2",
+ "location": {
+ "column": "9",
+ "line": "1555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107531@macro@ADC_SQR3_SQ2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_3",
+ "location": {
+ "column": "9",
+ "line": "1556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107631@macro@ADC_SQR3_SQ2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ2_4",
+ "location": {
+ "column": "9",
+ "line": "1557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107731@macro@ADC_SQR3_SQ3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107812@macro@ADC_SQR3_SQ3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@107912@macro@ADC_SQR3_SQ3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3",
+ "location": {
+ "column": "9",
+ "line": "1560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108050@macro@ADC_SQR3_SQ3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_0",
+ "location": {
+ "column": "9",
+ "line": "1561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108150@macro@ADC_SQR3_SQ3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_1",
+ "location": {
+ "column": "9",
+ "line": "1562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108250@macro@ADC_SQR3_SQ3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_2",
+ "location": {
+ "column": "9",
+ "line": "1563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108350@macro@ADC_SQR3_SQ3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_3",
+ "location": {
+ "column": "9",
+ "line": "1564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108450@macro@ADC_SQR3_SQ3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ3_4",
+ "location": {
+ "column": "9",
+ "line": "1565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108550@macro@ADC_SQR3_SQ4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_Pos",
+ "location": {
+ "column": "9",
+ "line": "1566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108631@macro@ADC_SQR3_SQ4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_Msk",
+ "location": {
+ "column": "9",
+ "line": "1567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108731@macro@ADC_SQR3_SQ4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4",
+ "location": {
+ "column": "9",
+ "line": "1568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108869@macro@ADC_SQR3_SQ4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_0",
+ "location": {
+ "column": "9",
+ "line": "1569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@108969@macro@ADC_SQR3_SQ4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_1",
+ "location": {
+ "column": "9",
+ "line": "1570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109069@macro@ADC_SQR3_SQ4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_2",
+ "location": {
+ "column": "9",
+ "line": "1571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109169@macro@ADC_SQR3_SQ4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_3",
+ "location": {
+ "column": "9",
+ "line": "1572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109269@macro@ADC_SQR3_SQ4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ4_4",
+ "location": {
+ "column": "9",
+ "line": "1573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109369@macro@ADC_SQR3_SQ5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_Pos",
+ "location": {
+ "column": "9",
+ "line": "1574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109450@macro@ADC_SQR3_SQ5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_Msk",
+ "location": {
+ "column": "9",
+ "line": "1575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109550@macro@ADC_SQR3_SQ5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5",
+ "location": {
+ "column": "9",
+ "line": "1576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109688@macro@ADC_SQR3_SQ5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_0",
+ "location": {
+ "column": "9",
+ "line": "1577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109788@macro@ADC_SQR3_SQ5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_1",
+ "location": {
+ "column": "9",
+ "line": "1578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109888@macro@ADC_SQR3_SQ5_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_2",
+ "location": {
+ "column": "9",
+ "line": "1579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@109988@macro@ADC_SQR3_SQ5_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_3",
+ "location": {
+ "column": "9",
+ "line": "1580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110088@macro@ADC_SQR3_SQ5_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ5_4",
+ "location": {
+ "column": "9",
+ "line": "1581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ5_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110188@macro@ADC_SQR3_SQ6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_Pos",
+ "location": {
+ "column": "9",
+ "line": "1582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110269@macro@ADC_SQR3_SQ6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_Msk",
+ "location": {
+ "column": "9",
+ "line": "1583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110369@macro@ADC_SQR3_SQ6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6",
+ "location": {
+ "column": "9",
+ "line": "1584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110507@macro@ADC_SQR3_SQ6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_0",
+ "location": {
+ "column": "9",
+ "line": "1585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110607@macro@ADC_SQR3_SQ6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_1",
+ "location": {
+ "column": "9",
+ "line": "1586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110707@macro@ADC_SQR3_SQ6_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_2",
+ "location": {
+ "column": "9",
+ "line": "1587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110807@macro@ADC_SQR3_SQ6_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_3",
+ "location": {
+ "column": "9",
+ "line": "1588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@110907@macro@ADC_SQR3_SQ6_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SQR3_SQ6_4",
+ "location": {
+ "column": "9",
+ "line": "1589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_SQR3_SQ6_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111091@macro@ADC_JSQR_JSQ1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111172@macro@ADC_JSQR_JSQ1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111272@macro@ADC_JSQR_JSQ1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1",
+ "location": {
+ "column": "9",
+ "line": "1594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111414@macro@ADC_JSQR_JSQ1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_0",
+ "location": {
+ "column": "9",
+ "line": "1595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111514@macro@ADC_JSQR_JSQ1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_1",
+ "location": {
+ "column": "9",
+ "line": "1596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111614@macro@ADC_JSQR_JSQ1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_2",
+ "location": {
+ "column": "9",
+ "line": "1597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111714@macro@ADC_JSQR_JSQ1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_3",
+ "location": {
+ "column": "9",
+ "line": "1598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111814@macro@ADC_JSQR_JSQ1_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ1_4",
+ "location": {
+ "column": "9",
+ "line": "1599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ1_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111914@macro@ADC_JSQR_JSQ2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@111995@macro@ADC_JSQR_JSQ2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112095@macro@ADC_JSQR_JSQ2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2",
+ "location": {
+ "column": "9",
+ "line": "1602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112235@macro@ADC_JSQR_JSQ2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_0",
+ "location": {
+ "column": "9",
+ "line": "1603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112335@macro@ADC_JSQR_JSQ2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_1",
+ "location": {
+ "column": "9",
+ "line": "1604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112435@macro@ADC_JSQR_JSQ2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_2",
+ "location": {
+ "column": "9",
+ "line": "1605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112535@macro@ADC_JSQR_JSQ2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_3",
+ "location": {
+ "column": "9",
+ "line": "1606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112635@macro@ADC_JSQR_JSQ2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ2_4",
+ "location": {
+ "column": "9",
+ "line": "1607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112735@macro@ADC_JSQR_JSQ3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112816@macro@ADC_JSQR_JSQ3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@112916@macro@ADC_JSQR_JSQ3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3",
+ "location": {
+ "column": "9",
+ "line": "1610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113056@macro@ADC_JSQR_JSQ3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_0",
+ "location": {
+ "column": "9",
+ "line": "1611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113156@macro@ADC_JSQR_JSQ3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_1",
+ "location": {
+ "column": "9",
+ "line": "1612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113256@macro@ADC_JSQR_JSQ3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_2",
+ "location": {
+ "column": "9",
+ "line": "1613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113356@macro@ADC_JSQR_JSQ3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_3",
+ "location": {
+ "column": "9",
+ "line": "1614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113456@macro@ADC_JSQR_JSQ3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ3_4",
+ "location": {
+ "column": "9",
+ "line": "1615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113556@macro@ADC_JSQR_JSQ4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_Pos",
+ "location": {
+ "column": "9",
+ "line": "1616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113637@macro@ADC_JSQR_JSQ4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_Msk",
+ "location": {
+ "column": "9",
+ "line": "1617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113737@macro@ADC_JSQR_JSQ4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4",
+ "location": {
+ "column": "9",
+ "line": "1618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113877@macro@ADC_JSQR_JSQ4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_0",
+ "location": {
+ "column": "9",
+ "line": "1619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@113977@macro@ADC_JSQR_JSQ4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_1",
+ "location": {
+ "column": "9",
+ "line": "1620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114077@macro@ADC_JSQR_JSQ4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_2",
+ "location": {
+ "column": "9",
+ "line": "1621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114177@macro@ADC_JSQR_JSQ4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_3",
+ "location": {
+ "column": "9",
+ "line": "1622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114277@macro@ADC_JSQR_JSQ4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JSQ4_4",
+ "location": {
+ "column": "9",
+ "line": "1623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JSQ4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114377@macro@ADC_JSQR_JL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114458@macro@ADC_JSQR_JL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114558@macro@ADC_JSQR_JL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JL",
+ "location": {
+ "column": "9",
+ "line": "1626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114685@macro@ADC_JSQR_JL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JL_0",
+ "location": {
+ "column": "9",
+ "line": "1627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114785@macro@ADC_JSQR_JL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JSQR_JL_1",
+ "location": {
+ "column": "9",
+ "line": "1628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JSQR_JL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@114969@macro@ADC_JDR1_JDATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR1_JDATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR1_JDATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115050@macro@ADC_JDR1_JDATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR1_JDATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR1_JDATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115150@macro@ADC_JDR1_JDATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR1_JDATA",
+ "location": {
+ "column": "9",
+ "line": "1633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR1_JDATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115335@macro@ADC_JDR2_JDATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR2_JDATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR2_JDATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115416@macro@ADC_JDR2_JDATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR2_JDATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR2_JDATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115516@macro@ADC_JDR2_JDATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR2_JDATA",
+ "location": {
+ "column": "9",
+ "line": "1638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR2_JDATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115701@macro@ADC_JDR3_JDATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR3_JDATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR3_JDATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115782@macro@ADC_JDR3_JDATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR3_JDATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR3_JDATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@115882@macro@ADC_JDR3_JDATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR3_JDATA",
+ "location": {
+ "column": "9",
+ "line": "1643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR3_JDATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116067@macro@ADC_JDR4_JDATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR4_JDATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR4_JDATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116148@macro@ADC_JDR4_JDATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR4_JDATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR4_JDATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116248@macro@ADC_JDR4_JDATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_JDR4_JDATA",
+ "location": {
+ "column": "9",
+ "line": "1648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_JDR4_JDATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116433@macro@ADC_DR_DATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_DATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_DATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116514@macro@ADC_DR_DATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_DATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_DATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116614@macro@ADC_DR_DATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_DATA",
+ "location": {
+ "column": "9",
+ "line": "1653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116714@macro@ADC_DR_ADC2DATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_ADC2DATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_ADC2DATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116795@macro@ADC_DR_ADC2DATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_ADC2DATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_ADC2DATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@116895@macro@ADC_DR_ADC2DATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_DR_ADC2DATA",
+ "location": {
+ "column": "9",
+ "line": "1656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_DR_ADC2DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117076@macro@ADC_CSR_AWD1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117157@macro@ADC_CSR_AWD1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117257@macro@ADC_CSR_AWD1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD1",
+ "location": {
+ "column": "9",
+ "line": "1661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117370@macro@ADC_CSR_EOC1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117451@macro@ADC_CSR_EOC1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117551@macro@ADC_CSR_EOC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC1",
+ "location": {
+ "column": "9",
+ "line": "1664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117661@macro@ADC_CSR_JEOC1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117742@macro@ADC_CSR_JEOC1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117842@macro@ADC_CSR_JEOC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC1",
+ "location": {
+ "column": "9",
+ "line": "1667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@117969@macro@ADC_CSR_JSTRT1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118050@macro@ADC_CSR_JSTRT1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118150@macro@ADC_CSR_JSTRT1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT1",
+ "location": {
+ "column": "9",
+ "line": "1670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118270@macro@ADC_CSR_STRT1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118351@macro@ADC_CSR_STRT1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118451@macro@ADC_CSR_STRT1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT1",
+ "location": {
+ "column": "9",
+ "line": "1673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118570@macro@ADC_CSR_OVR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118651@macro@ADC_CSR_OVR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118751@macro@ADC_CSR_OVR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR1",
+ "location": {
+ "column": "9",
+ "line": "1676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118861@macro@ADC_CSR_AWD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@118942@macro@ADC_CSR_AWD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119042@macro@ADC_CSR_AWD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD2",
+ "location": {
+ "column": "9",
+ "line": "1679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119155@macro@ADC_CSR_EOC2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119236@macro@ADC_CSR_EOC2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119336@macro@ADC_CSR_EOC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC2",
+ "location": {
+ "column": "9",
+ "line": "1682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119446@macro@ADC_CSR_JEOC2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119527@macro@ADC_CSR_JEOC2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119627@macro@ADC_CSR_JEOC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC2",
+ "location": {
+ "column": "9",
+ "line": "1685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119754@macro@ADC_CSR_JSTRT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119835@macro@ADC_CSR_JSTRT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@119935@macro@ADC_CSR_JSTRT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT2",
+ "location": {
+ "column": "9",
+ "line": "1688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120055@macro@ADC_CSR_STRT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120136@macro@ADC_CSR_STRT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120236@macro@ADC_CSR_STRT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT2",
+ "location": {
+ "column": "9",
+ "line": "1691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120355@macro@ADC_CSR_OVR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120436@macro@ADC_CSR_OVR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120536@macro@ADC_CSR_OVR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR2",
+ "location": {
+ "column": "9",
+ "line": "1694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120646@macro@ADC_CSR_AWD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120727@macro@ADC_CSR_AWD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120827@macro@ADC_CSR_AWD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_AWD3",
+ "location": {
+ "column": "9",
+ "line": "1697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_AWD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@120940@macro@ADC_CSR_EOC3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121021@macro@ADC_CSR_EOC3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121121@macro@ADC_CSR_EOC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_EOC3",
+ "location": {
+ "column": "9",
+ "line": "1700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_EOC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121231@macro@ADC_CSR_JEOC3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121312@macro@ADC_CSR_JEOC3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121412@macro@ADC_CSR_JEOC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JEOC3",
+ "location": {
+ "column": "9",
+ "line": "1703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JEOC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121539@macro@ADC_CSR_JSTRT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121620@macro@ADC_CSR_JSTRT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121720@macro@ADC_CSR_JSTRT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_JSTRT3",
+ "location": {
+ "column": "9",
+ "line": "1706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_JSTRT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121840@macro@ADC_CSR_STRT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@121921@macro@ADC_CSR_STRT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122021@macro@ADC_CSR_STRT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_STRT3",
+ "location": {
+ "column": "9",
+ "line": "1709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_STRT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122140@macro@ADC_CSR_OVR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "1710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122221@macro@ADC_CSR_OVR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "1711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122321@macro@ADC_CSR_OVR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_OVR3",
+ "location": {
+ "column": "9",
+ "line": "1712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_OVR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122456@macro@ADC_CSR_DOVR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_DOVR1",
+ "location": {
+ "column": "10",
+ "line": "1715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_DOVR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122516@macro@ADC_CSR_DOVR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_DOVR2",
+ "location": {
+ "column": "10",
+ "line": "1716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_DOVR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122576@macro@ADC_CSR_DOVR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CSR_DOVR3",
+ "location": {
+ "column": "10",
+ "line": "1717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CSR_DOVR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122719@macro@ADC_CCR_MULTI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_Pos",
+ "location": {
+ "column": "9",
+ "line": "1720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122800@macro@ADC_CCR_MULTI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_Msk",
+ "location": {
+ "column": "9",
+ "line": "1721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@122900@macro@ADC_CCR_MULTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI",
+ "location": {
+ "column": "9",
+ "line": "1722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123032@macro@ADC_CCR_MULTI_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_0",
+ "location": {
+ "column": "9",
+ "line": "1723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123132@macro@ADC_CCR_MULTI_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_1",
+ "location": {
+ "column": "9",
+ "line": "1724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123232@macro@ADC_CCR_MULTI_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_2",
+ "location": {
+ "column": "9",
+ "line": "1725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123332@macro@ADC_CCR_MULTI_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_3",
+ "location": {
+ "column": "9",
+ "line": "1726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123432@macro@ADC_CCR_MULTI_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_MULTI_4",
+ "location": {
+ "column": "9",
+ "line": "1727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_MULTI_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123532@macro@ADC_CCR_DELAY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123613@macro@ADC_CCR_DELAY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123713@macro@ADC_CCR_DELAY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY",
+ "location": {
+ "column": "9",
+ "line": "1730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123852@macro@ADC_CCR_DELAY_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_0",
+ "location": {
+ "column": "9",
+ "line": "1731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@123952@macro@ADC_CCR_DELAY_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_1",
+ "location": {
+ "column": "9",
+ "line": "1732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124052@macro@ADC_CCR_DELAY_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_2",
+ "location": {
+ "column": "9",
+ "line": "1733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124152@macro@ADC_CCR_DELAY_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DELAY_3",
+ "location": {
+ "column": "9",
+ "line": "1734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DELAY_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124252@macro@ADC_CCR_DDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124333@macro@ADC_CCR_DDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124433@macro@ADC_CCR_DDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DDS",
+ "location": {
+ "column": "9",
+ "line": "1737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124559@macro@ADC_CCR_DMA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DMA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DMA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124640@macro@ADC_CCR_DMA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DMA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DMA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124740@macro@ADC_CCR_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DMA",
+ "location": {
+ "column": "9",
+ "line": "1740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124885@macro@ADC_CCR_DMA_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DMA_0",
+ "location": {
+ "column": "9",
+ "line": "1741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DMA_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@124985@macro@ADC_CCR_DMA_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_DMA_1",
+ "location": {
+ "column": "9",
+ "line": "1742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_DMA_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125085@macro@ADC_CCR_ADCPRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_ADCPRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_ADCPRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125166@macro@ADC_CCR_ADCPRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_ADCPRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_ADCPRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125266@macro@ADC_CCR_ADCPRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_ADCPRE",
+ "location": {
+ "column": "9",
+ "line": "1745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_ADCPRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125388@macro@ADC_CCR_ADCPRE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_ADCPRE_0",
+ "location": {
+ "column": "9",
+ "line": "1746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_ADCPRE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125488@macro@ADC_CCR_ADCPRE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_ADCPRE_1",
+ "location": {
+ "column": "9",
+ "line": "1747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_ADCPRE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125588@macro@ADC_CCR_VBATE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_VBATE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_VBATE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125669@macro@ADC_CCR_VBATE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_VBATE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_VBATE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125769@macro@ADC_CCR_VBATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_VBATE",
+ "location": {
+ "column": "9",
+ "line": "1750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_VBATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125868@macro@ADC_CCR_TSVREFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_TSVREFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_TSVREFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@125949@macro@ADC_CCR_TSVREFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_TSVREFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_TSVREFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126049@macro@ADC_CCR_TSVREFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CCR_TSVREFE",
+ "location": {
+ "column": "9",
+ "line": "1753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CCR_TSVREFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126258@macro@ADC_CDR_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126339@macro@ADC_CDR_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126439@macro@ADC_CDR_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA1",
+ "location": {
+ "column": "9",
+ "line": "1758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126568@macro@ADC_CDR_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126649@macro@ADC_CDR_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126749@macro@ADC_CDR_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_DATA2",
+ "location": {
+ "column": "9",
+ "line": "1761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126902@macro@ADC_CDR_RDATA_MST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_RDATA_MST",
+ "location": {
+ "column": "9",
+ "line": "1764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_RDATA_MST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@126951@macro@ADC_CDR_RDATA_SLV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CDR_RDATA_SLV",
+ "location": {
+ "column": "9",
+ "line": "1765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ADC_CDR_RDATA_SLV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@127535@macro@CAN_MCR_INRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_INRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "1774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_INRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@127616@macro@CAN_MCR_INRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_INRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "1775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_INRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@127716@macro@CAN_MCR_INRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_INRQ",
+ "location": {
+ "column": "9",
+ "line": "1776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_INRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@127826@macro@CAN_MCR_SLEEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_SLEEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_SLEEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@127907@macro@CAN_MCR_SLEEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_SLEEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_SLEEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128007@macro@CAN_MCR_SLEEP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_SLEEP",
+ "location": {
+ "column": "9",
+ "line": "1779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_SLEEP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128113@macro@CAN_MCR_TXFP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TXFP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TXFP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128194@macro@CAN_MCR_TXFP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TXFP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TXFP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128294@macro@CAN_MCR_TXFP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TXFP",
+ "location": {
+ "column": "9",
+ "line": "1782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TXFP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128404@macro@CAN_MCR_RFLM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RFLM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RFLM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128485@macro@CAN_MCR_RFLM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RFLM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RFLM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128585@macro@CAN_MCR_RFLM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RFLM",
+ "location": {
+ "column": "9",
+ "line": "1785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RFLM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128697@macro@CAN_MCR_NART_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_NART_Pos",
+ "location": {
+ "column": "9",
+ "line": "1786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_NART_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128778@macro@CAN_MCR_NART_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_NART_Msk",
+ "location": {
+ "column": "9",
+ "line": "1787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_NART_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128878@macro@CAN_MCR_NART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_NART",
+ "location": {
+ "column": "9",
+ "line": "1788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_NART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@128993@macro@CAN_MCR_AWUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_AWUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_AWUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129074@macro@CAN_MCR_AWUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_AWUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_AWUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129174@macro@CAN_MCR_AWUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_AWUM",
+ "location": {
+ "column": "9",
+ "line": "1791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_AWUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129283@macro@CAN_MCR_ABOM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_ABOM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_ABOM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129364@macro@CAN_MCR_ABOM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_ABOM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_ABOM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129464@macro@CAN_MCR_ABOM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_ABOM",
+ "location": {
+ "column": "9",
+ "line": "1794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_ABOM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129580@macro@CAN_MCR_TTCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TTCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TTCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129661@macro@CAN_MCR_TTCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TTCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TTCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129761@macro@CAN_MCR_TTCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_TTCM",
+ "location": {
+ "column": "9",
+ "line": "1797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_TTCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129882@macro@CAN_MCR_RESET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RESET_Pos",
+ "location": {
+ "column": "9",
+ "line": "1798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RESET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@129963@macro@CAN_MCR_RESET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RESET_Msk",
+ "location": {
+ "column": "9",
+ "line": "1799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RESET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130063@macro@CAN_MCR_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_RESET",
+ "location": {
+ "column": "9",
+ "line": "1800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130178@macro@CAN_MCR_DBF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_DBF_Pos",
+ "location": {
+ "column": "9",
+ "line": "1801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_DBF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130259@macro@CAN_MCR_DBF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_DBF_Msk",
+ "location": {
+ "column": "9",
+ "line": "1802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_DBF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130359@macro@CAN_MCR_DBF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MCR_DBF",
+ "location": {
+ "column": "9",
+ "line": "1803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MCR_DBF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130547@macro@CAN_MSR_INAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_INAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "1805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_INAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130628@macro@CAN_MSR_INAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_INAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "1806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_INAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130728@macro@CAN_MSR_INAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_INAK",
+ "location": {
+ "column": "9",
+ "line": "1807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_INAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130842@macro@CAN_MSR_SLAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "1808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@130923@macro@CAN_MSR_SLAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "1809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131023@macro@CAN_MSR_SLAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAK",
+ "location": {
+ "column": "9",
+ "line": "1810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131128@macro@CAN_MSR_ERRI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_ERRI_Pos",
+ "location": {
+ "column": "9",
+ "line": "1811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_ERRI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131209@macro@CAN_MSR_ERRI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_ERRI_Msk",
+ "location": {
+ "column": "9",
+ "line": "1812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_ERRI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131309@macro@CAN_MSR_ERRI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_ERRI",
+ "location": {
+ "column": "9",
+ "line": "1813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_ERRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131412@macro@CAN_MSR_WKUI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_WKUI_Pos",
+ "location": {
+ "column": "9",
+ "line": "1814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_WKUI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131493@macro@CAN_MSR_WKUI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_WKUI_Msk",
+ "location": {
+ "column": "9",
+ "line": "1815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_WKUI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131593@macro@CAN_MSR_WKUI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_WKUI",
+ "location": {
+ "column": "9",
+ "line": "1816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_WKUI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131697@macro@CAN_MSR_SLAKI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAKI_Pos",
+ "location": {
+ "column": "9",
+ "line": "1817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAKI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131778@macro@CAN_MSR_SLAKI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAKI_Msk",
+ "location": {
+ "column": "9",
+ "line": "1818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAKI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131878@macro@CAN_MSR_SLAKI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SLAKI",
+ "location": {
+ "column": "9",
+ "line": "1819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SLAKI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@131993@macro@CAN_MSR_TXM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_TXM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_TXM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132074@macro@CAN_MSR_TXM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_TXM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_TXM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132174@macro@CAN_MSR_TXM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_TXM",
+ "location": {
+ "column": "9",
+ "line": "1822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_TXM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132275@macro@CAN_MSR_RXM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RXM_Pos",
+ "location": {
+ "column": "9",
+ "line": "1823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RXM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132356@macro@CAN_MSR_RXM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RXM_Msk",
+ "location": {
+ "column": "9",
+ "line": "1824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RXM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132456@macro@CAN_MSR_RXM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RXM",
+ "location": {
+ "column": "9",
+ "line": "1825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RXM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132556@macro@CAN_MSR_SAMP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SAMP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SAMP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132637@macro@CAN_MSR_SAMP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SAMP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SAMP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132737@macro@CAN_MSR_SAMP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_SAMP",
+ "location": {
+ "column": "9",
+ "line": "1828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_SAMP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132842@macro@CAN_MSR_RX_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RX_Pos",
+ "location": {
+ "column": "9",
+ "line": "1829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RX_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@132923@macro@CAN_MSR_RX_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RX_Msk",
+ "location": {
+ "column": "9",
+ "line": "1830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RX_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133023@macro@CAN_MSR_RX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_MSR_RX",
+ "location": {
+ "column": "9",
+ "line": "1831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_MSR_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133208@macro@CAN_TSR_RQCP0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133289@macro@CAN_TSR_RQCP0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133389@macro@CAN_TSR_RQCP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP0",
+ "location": {
+ "column": "9",
+ "line": "1836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133503@macro@CAN_TSR_TXOK0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133584@macro@CAN_TSR_TXOK0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133684@macro@CAN_TSR_TXOK0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK0",
+ "location": {
+ "column": "9",
+ "line": "1839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133799@macro@CAN_TSR_ALST0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133880@macro@CAN_TSR_ALST0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@133980@macro@CAN_TSR_ALST0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST0",
+ "location": {
+ "column": "9",
+ "line": "1842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134097@macro@CAN_TSR_TERR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134178@macro@CAN_TSR_TERR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134278@macro@CAN_TSR_TERR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR0",
+ "location": {
+ "column": "9",
+ "line": "1845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134396@macro@CAN_TSR_ABRQ0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134477@macro@CAN_TSR_ABRQ0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134577@macro@CAN_TSR_ABRQ0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ0",
+ "location": {
+ "column": "9",
+ "line": "1848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134691@macro@CAN_TSR_RQCP1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134772@macro@CAN_TSR_RQCP1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134872@macro@CAN_TSR_RQCP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP1",
+ "location": {
+ "column": "9",
+ "line": "1851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@134986@macro@CAN_TSR_TXOK1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135067@macro@CAN_TSR_TXOK1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135167@macro@CAN_TSR_TXOK1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK1",
+ "location": {
+ "column": "9",
+ "line": "1854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135282@macro@CAN_TSR_ALST1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135363@macro@CAN_TSR_ALST1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135463@macro@CAN_TSR_ALST1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST1",
+ "location": {
+ "column": "9",
+ "line": "1857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135580@macro@CAN_TSR_TERR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135661@macro@CAN_TSR_TERR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135761@macro@CAN_TSR_TERR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR1",
+ "location": {
+ "column": "9",
+ "line": "1860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135879@macro@CAN_TSR_ABRQ1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@135960@macro@CAN_TSR_ABRQ1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136060@macro@CAN_TSR_ABRQ1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ1",
+ "location": {
+ "column": "9",
+ "line": "1863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136175@macro@CAN_TSR_RQCP2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136256@macro@CAN_TSR_RQCP2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136356@macro@CAN_TSR_RQCP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_RQCP2",
+ "location": {
+ "column": "9",
+ "line": "1866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_RQCP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136470@macro@CAN_TSR_TXOK2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136551@macro@CAN_TSR_TXOK2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136651@macro@CAN_TSR_TXOK2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TXOK2",
+ "location": {
+ "column": "9",
+ "line": "1869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TXOK2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136767@macro@CAN_TSR_ALST2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136848@macro@CAN_TSR_ALST2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@136948@macro@CAN_TSR_ALST2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ALST2",
+ "location": {
+ "column": "9",
+ "line": "1872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ALST2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137066@macro@CAN_TSR_TERR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137147@macro@CAN_TSR_TERR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137247@macro@CAN_TSR_TERR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TERR2",
+ "location": {
+ "column": "9",
+ "line": "1875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TERR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137366@macro@CAN_TSR_ABRQ2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137447@macro@CAN_TSR_ABRQ2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137547@macro@CAN_TSR_ABRQ2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_ABRQ2",
+ "location": {
+ "column": "9",
+ "line": "1878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_ABRQ2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137662@macro@CAN_TSR_CODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_CODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_CODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137743@macro@CAN_TSR_CODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_CODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_CODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137843@macro@CAN_TSR_CODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_CODE",
+ "location": {
+ "column": "9",
+ "line": "1881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_CODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@137945@macro@CAN_TSR_TME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME_Pos",
+ "location": {
+ "column": "9",
+ "line": "1883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138026@macro@CAN_TSR_TME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME_Msk",
+ "location": {
+ "column": "9",
+ "line": "1884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138126@macro@CAN_TSR_TME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME",
+ "location": {
+ "column": "9",
+ "line": "1885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138227@macro@CAN_TSR_TME0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138308@macro@CAN_TSR_TME0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138408@macro@CAN_TSR_TME0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME0",
+ "location": {
+ "column": "9",
+ "line": "1888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138520@macro@CAN_TSR_TME1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138601@macro@CAN_TSR_TME1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138701@macro@CAN_TSR_TME1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME1",
+ "location": {
+ "column": "9",
+ "line": "1891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138813@macro@CAN_TSR_TME2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138894@macro@CAN_TSR_TME2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@138994@macro@CAN_TSR_TME2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_TME2",
+ "location": {
+ "column": "9",
+ "line": "1894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_TME2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139108@macro@CAN_TSR_LOW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW_Pos",
+ "location": {
+ "column": "9",
+ "line": "1896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139189@macro@CAN_TSR_LOW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW_Msk",
+ "location": {
+ "column": "9",
+ "line": "1897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139289@macro@CAN_TSR_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW",
+ "location": {
+ "column": "9",
+ "line": "1898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139390@macro@CAN_TSR_LOW0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139471@macro@CAN_TSR_LOW0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139571@macro@CAN_TSR_LOW0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW0",
+ "location": {
+ "column": "9",
+ "line": "1901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139693@macro@CAN_TSR_LOW1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139774@macro@CAN_TSR_LOW1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139874@macro@CAN_TSR_LOW1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW1",
+ "location": {
+ "column": "9",
+ "line": "1904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@139996@macro@CAN_TSR_LOW2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140077@macro@CAN_TSR_LOW2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140177@macro@CAN_TSR_LOW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TSR_LOW2",
+ "location": {
+ "column": "9",
+ "line": "1907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TSR_LOW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140383@macro@CAN_RF0R_FMP0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FMP0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FMP0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140464@macro@CAN_RF0R_FMP0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FMP0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FMP0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140564@macro@CAN_RF0R_FMP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FMP0",
+ "location": {
+ "column": "9",
+ "line": "1912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FMP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140674@macro@CAN_RF0R_FULL0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FULL0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FULL0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140755@macro@CAN_RF0R_FULL0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FULL0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FULL0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140855@macro@CAN_RF0R_FULL0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FULL0",
+ "location": {
+ "column": "9",
+ "line": "1915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FULL0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@140954@macro@CAN_RF0R_FOVR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FOVR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FOVR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141035@macro@CAN_RF0R_FOVR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FOVR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FOVR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141135@macro@CAN_RF0R_FOVR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_FOVR0",
+ "location": {
+ "column": "9",
+ "line": "1918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_FOVR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141237@macro@CAN_RF0R_RFOM0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_RFOM0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_RFOM0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141318@macro@CAN_RF0R_RFOM0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_RFOM0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_RFOM0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141418@macro@CAN_RF0R_RFOM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF0R_RFOM0",
+ "location": {
+ "column": "9",
+ "line": "1921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF0R_RFOM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141619@macro@CAN_RF1R_FMP1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FMP1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FMP1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141700@macro@CAN_RF1R_FMP1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FMP1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FMP1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141800@macro@CAN_RF1R_FMP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FMP1",
+ "location": {
+ "column": "9",
+ "line": "1926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FMP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141910@macro@CAN_RF1R_FULL1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FULL1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FULL1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@141991@macro@CAN_RF1R_FULL1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FULL1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FULL1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142091@macro@CAN_RF1R_FULL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FULL1",
+ "location": {
+ "column": "9",
+ "line": "1929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FULL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142190@macro@CAN_RF1R_FOVR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FOVR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FOVR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142271@macro@CAN_RF1R_FOVR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FOVR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FOVR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142371@macro@CAN_RF1R_FOVR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_FOVR1",
+ "location": {
+ "column": "9",
+ "line": "1932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_FOVR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142473@macro@CAN_RF1R_RFOM1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_RFOM1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_RFOM1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142554@macro@CAN_RF1R_RFOM1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_RFOM1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_RFOM1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142654@macro@CAN_RF1R_RFOM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RF1R_RFOM1",
+ "location": {
+ "column": "9",
+ "line": "1935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RF1R_RFOM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142855@macro@CAN_IER_TMEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_TMEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_TMEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@142936@macro@CAN_IER_TMEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_TMEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_TMEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143036@macro@CAN_IER_TMEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_TMEIE",
+ "location": {
+ "column": "9",
+ "line": "1940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_TMEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143163@macro@CAN_IER_FMPIE0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143244@macro@CAN_IER_FMPIE0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143344@macro@CAN_IER_FMPIE0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE0",
+ "location": {
+ "column": "9",
+ "line": "1943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143469@macro@CAN_IER_FFIE0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143550@macro@CAN_IER_FFIE0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143650@macro@CAN_IER_FFIE0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE0",
+ "location": {
+ "column": "9",
+ "line": "1946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143764@macro@CAN_IER_FOVIE0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143845@macro@CAN_IER_FOVIE0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@143945@macro@CAN_IER_FOVIE0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE0",
+ "location": {
+ "column": "9",
+ "line": "1949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144062@macro@CAN_IER_FMPIE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144143@macro@CAN_IER_FMPIE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144243@macro@CAN_IER_FMPIE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FMPIE1",
+ "location": {
+ "column": "9",
+ "line": "1952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FMPIE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144368@macro@CAN_IER_FFIE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144449@macro@CAN_IER_FFIE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144549@macro@CAN_IER_FFIE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FFIE1",
+ "location": {
+ "column": "9",
+ "line": "1955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FFIE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144663@macro@CAN_IER_FOVIE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144744@macro@CAN_IER_FOVIE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144844@macro@CAN_IER_FOVIE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_FOVIE1",
+ "location": {
+ "column": "9",
+ "line": "1958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_FOVIE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@144961@macro@CAN_IER_EWGIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EWGIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EWGIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145042@macro@CAN_IER_EWGIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EWGIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EWGIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145142@macro@CAN_IER_EWGIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EWGIE",
+ "location": {
+ "column": "9",
+ "line": "1961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EWGIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145260@macro@CAN_IER_EPVIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EPVIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EPVIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145341@macro@CAN_IER_EPVIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EPVIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EPVIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145441@macro@CAN_IER_EPVIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EPVIE",
+ "location": {
+ "column": "9",
+ "line": "1964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EPVIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145559@macro@CAN_IER_BOFIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_BOFIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_BOFIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145640@macro@CAN_IER_BOFIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_BOFIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_BOFIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145740@macro@CAN_IER_BOFIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_BOFIE",
+ "location": {
+ "column": "9",
+ "line": "1967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_BOFIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145852@macro@CAN_IER_LECIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_LECIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_LECIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@145933@macro@CAN_IER_LECIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_LECIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_LECIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146033@macro@CAN_IER_LECIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_LECIE",
+ "location": {
+ "column": "9",
+ "line": "1970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_LECIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146153@macro@CAN_IER_ERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_ERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_ERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146234@macro@CAN_IER_ERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_ERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_ERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146334@macro@CAN_IER_ERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_ERRIE",
+ "location": {
+ "column": "9",
+ "line": "1973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_ERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146444@macro@CAN_IER_WKUIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_WKUIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_WKUIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146525@macro@CAN_IER_WKUIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_WKUIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_WKUIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146625@macro@CAN_IER_WKUIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_WKUIE",
+ "location": {
+ "column": "9",
+ "line": "1976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_WKUIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146736@macro@CAN_IER_SLKIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_SLKIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_SLKIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146817@macro@CAN_IER_SLKIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_SLKIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_SLKIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@146917@macro@CAN_IER_SLKIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_SLKIE",
+ "location": {
+ "column": "9",
+ "line": "1979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_SLKIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147027@macro@CAN_IER_EWGIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IER_EWGIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_IER_EWGIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147192@macro@CAN_ESR_EWGF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EWGF_Pos",
+ "location": {
+ "column": "9",
+ "line": "1983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EWGF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147273@macro@CAN_ESR_EWGF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EWGF_Msk",
+ "location": {
+ "column": "9",
+ "line": "1984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EWGF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147373@macro@CAN_ESR_EWGF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EWGF",
+ "location": {
+ "column": "9",
+ "line": "1985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EWGF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147479@macro@CAN_ESR_EPVF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EPVF_Pos",
+ "location": {
+ "column": "9",
+ "line": "1986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EPVF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147560@macro@CAN_ESR_EPVF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EPVF_Msk",
+ "location": {
+ "column": "9",
+ "line": "1987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EPVF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147660@macro@CAN_ESR_EPVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_EPVF",
+ "location": {
+ "column": "9",
+ "line": "1988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_EPVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147766@macro@CAN_ESR_BOFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_BOFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "1989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_BOFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147847@macro@CAN_ESR_BOFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_BOFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "1990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_BOFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@147947@macro@CAN_ESR_BOFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_BOFF",
+ "location": {
+ "column": "9",
+ "line": "1991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_BOFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148049@macro@CAN_ESR_LEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "1993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148130@macro@CAN_ESR_LEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "1994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148230@macro@CAN_ESR_LEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC",
+ "location": {
+ "column": "9",
+ "line": "1995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148349@macro@CAN_ESR_LEC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC_0",
+ "location": {
+ "column": "9",
+ "line": "1996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148449@macro@CAN_ESR_LEC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC_1",
+ "location": {
+ "column": "9",
+ "line": "1997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148549@macro@CAN_ESR_LEC_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_LEC_2",
+ "location": {
+ "column": "9",
+ "line": "1998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_LEC_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148651@macro@CAN_ESR_TEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_TEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_TEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148732@macro@CAN_ESR_TEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_TEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_TEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148832@macro@CAN_ESR_TEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_TEC",
+ "location": {
+ "column": "9",
+ "line": "2002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_TEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@148978@macro@CAN_ESR_REC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_REC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_REC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149059@macro@CAN_ESR_REC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_REC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_REC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149159@macro@CAN_ESR_REC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_ESR_REC",
+ "location": {
+ "column": "9",
+ "line": "2005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_ESR_REC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149352@macro@CAN_BTR_BRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_BRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "2008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_BRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149433@macro@CAN_BTR_BRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_BRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "2009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_BRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149533@macro@CAN_BTR_BRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_BRP",
+ "location": {
+ "column": "9",
+ "line": "2010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_BRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149640@macro@CAN_BTR_TS1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149721@macro@CAN_BTR_TS1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149821@macro@CAN_BTR_TS1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1",
+ "location": {
+ "column": "9",
+ "line": "2013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@149923@macro@CAN_BTR_TS1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_0",
+ "location": {
+ "column": "9",
+ "line": "2014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150023@macro@CAN_BTR_TS1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_1",
+ "location": {
+ "column": "9",
+ "line": "2015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150123@macro@CAN_BTR_TS1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_2",
+ "location": {
+ "column": "9",
+ "line": "2016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150223@macro@CAN_BTR_TS1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS1_3",
+ "location": {
+ "column": "9",
+ "line": "2017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150323@macro@CAN_BTR_TS2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150404@macro@CAN_BTR_TS2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150504@macro@CAN_BTR_TS2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2",
+ "location": {
+ "column": "9",
+ "line": "2020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150606@macro@CAN_BTR_TS2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2_0",
+ "location": {
+ "column": "9",
+ "line": "2021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150706@macro@CAN_BTR_TS2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2_1",
+ "location": {
+ "column": "9",
+ "line": "2022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150806@macro@CAN_BTR_TS2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_TS2_2",
+ "location": {
+ "column": "9",
+ "line": "2023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_TS2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150906@macro@CAN_BTR_SJW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SJW_Pos",
+ "location": {
+ "column": "9",
+ "line": "2024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SJW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@150987@macro@CAN_BTR_SJW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SJW_Msk",
+ "location": {
+ "column": "9",
+ "line": "2025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SJW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151087@macro@CAN_BTR_SJW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SJW",
+ "location": {
+ "column": "9",
+ "line": "2026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SJW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151203@macro@CAN_BTR_SJW_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SJW_0",
+ "location": {
+ "column": "9",
+ "line": "2027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SJW_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151303@macro@CAN_BTR_SJW_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SJW_1",
+ "location": {
+ "column": "9",
+ "line": "2028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SJW_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151403@macro@CAN_BTR_LBKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_LBKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "2029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_LBKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151484@macro@CAN_BTR_LBKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_LBKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "2030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_LBKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151584@macro@CAN_BTR_LBKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_LBKM",
+ "location": {
+ "column": "9",
+ "line": "2031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_LBKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151694@macro@CAN_BTR_SILM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SILM_Pos",
+ "location": {
+ "column": "9",
+ "line": "2032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SILM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151775@macro@CAN_BTR_SILM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SILM_Msk",
+ "location": {
+ "column": "9",
+ "line": "2033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SILM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@151875@macro@CAN_BTR_SILM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_BTR_SILM",
+ "location": {
+ "column": "9",
+ "line": "2034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_BTR_SILM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152086@macro@CAN_TI0R_TXRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_TXRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "2039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_TXRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152167@macro@CAN_TI0R_TXRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_TXRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "2040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_TXRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152267@macro@CAN_TI0R_TXRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_TXRQ",
+ "location": {
+ "column": "9",
+ "line": "2041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_TXRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152379@macro@CAN_TI0R_RTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_RTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "2042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_RTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152460@macro@CAN_TI0R_RTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_RTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "2043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_RTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152560@macro@CAN_TI0R_RTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_RTR",
+ "location": {
+ "column": "9",
+ "line": "2044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_RTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152675@macro@CAN_TI0R_IDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_IDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "2045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_IDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152756@macro@CAN_TI0R_IDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_IDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "2046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_IDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152856@macro@CAN_TI0R_IDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_IDE",
+ "location": {
+ "column": "9",
+ "line": "2047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_IDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@152964@macro@CAN_TI0R_EXID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_EXID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_EXID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153045@macro@CAN_TI0R_EXID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_EXID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_EXID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153145@macro@CAN_TI0R_EXID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_EXID",
+ "location": {
+ "column": "9",
+ "line": "2050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_EXID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153252@macro@CAN_TI0R_STID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_STID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_STID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153333@macro@CAN_TI0R_STID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_STID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_STID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153433@macro@CAN_TI0R_STID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI0R_STID",
+ "location": {
+ "column": "9",
+ "line": "2053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI0R_STID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153647@macro@CAN_TDT0R_DLC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_DLC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_DLC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153728@macro@CAN_TDT0R_DLC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_DLC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_DLC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153828@macro@CAN_TDT0R_DLC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_DLC",
+ "location": {
+ "column": "9",
+ "line": "2058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_DLC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@153932@macro@CAN_TDT0R_TGT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TGT_Pos",
+ "location": {
+ "column": "9",
+ "line": "2059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TGT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154013@macro@CAN_TDT0R_TGT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TGT_Msk",
+ "location": {
+ "column": "9",
+ "line": "2060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TGT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154113@macro@CAN_TDT0R_TGT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TGT",
+ "location": {
+ "column": "9",
+ "line": "2061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TGT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154221@macro@CAN_TDT0R_TIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "2062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154302@macro@CAN_TDT0R_TIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "2063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154402@macro@CAN_TDT0R_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT0R_TIME",
+ "location": {
+ "column": "9",
+ "line": "2064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT0R_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154592@macro@CAN_TDL0R_DATA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154673@macro@CAN_TDL0R_DATA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154773@macro@CAN_TDL0R_DATA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA0",
+ "location": {
+ "column": "9",
+ "line": "2069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154872@macro@CAN_TDL0R_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@154953@macro@CAN_TDL0R_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155053@macro@CAN_TDL0R_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA1",
+ "location": {
+ "column": "9",
+ "line": "2072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155152@macro@CAN_TDL0R_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155233@macro@CAN_TDL0R_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155333@macro@CAN_TDL0R_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA2",
+ "location": {
+ "column": "9",
+ "line": "2075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155432@macro@CAN_TDL0R_DATA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155513@macro@CAN_TDL0R_DATA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155613@macro@CAN_TDL0R_DATA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL0R_DATA3",
+ "location": {
+ "column": "9",
+ "line": "2078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL0R_DATA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155796@macro@CAN_TDH0R_DATA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155877@macro@CAN_TDH0R_DATA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@155977@macro@CAN_TDH0R_DATA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA4",
+ "location": {
+ "column": "9",
+ "line": "2083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156076@macro@CAN_TDH0R_DATA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156157@macro@CAN_TDH0R_DATA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156257@macro@CAN_TDH0R_DATA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA5",
+ "location": {
+ "column": "9",
+ "line": "2086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156356@macro@CAN_TDH0R_DATA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156437@macro@CAN_TDH0R_DATA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156537@macro@CAN_TDH0R_DATA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA6",
+ "location": {
+ "column": "9",
+ "line": "2089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156636@macro@CAN_TDH0R_DATA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156717@macro@CAN_TDH0R_DATA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@156817@macro@CAN_TDH0R_DATA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH0R_DATA7",
+ "location": {
+ "column": "9",
+ "line": "2092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH0R_DATA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157000@macro@CAN_TI1R_TXRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_TXRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "2095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_TXRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157081@macro@CAN_TI1R_TXRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_TXRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "2096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_TXRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157181@macro@CAN_TI1R_TXRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_TXRQ",
+ "location": {
+ "column": "9",
+ "line": "2097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_TXRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157293@macro@CAN_TI1R_RTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_RTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "2098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_RTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157374@macro@CAN_TI1R_RTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_RTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "2099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_RTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157474@macro@CAN_TI1R_RTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_RTR",
+ "location": {
+ "column": "9",
+ "line": "2100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_RTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157589@macro@CAN_TI1R_IDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_IDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "2101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_IDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157670@macro@CAN_TI1R_IDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_IDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "2102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_IDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157770@macro@CAN_TI1R_IDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_IDE",
+ "location": {
+ "column": "9",
+ "line": "2103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_IDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157878@macro@CAN_TI1R_EXID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_EXID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_EXID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@157959@macro@CAN_TI1R_EXID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_EXID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_EXID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158059@macro@CAN_TI1R_EXID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_EXID",
+ "location": {
+ "column": "9",
+ "line": "2106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_EXID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158166@macro@CAN_TI1R_STID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_STID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_STID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158247@macro@CAN_TI1R_STID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_STID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_STID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158347@macro@CAN_TI1R_STID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI1R_STID",
+ "location": {
+ "column": "9",
+ "line": "2109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI1R_STID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158561@macro@CAN_TDT1R_DLC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_DLC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_DLC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158642@macro@CAN_TDT1R_DLC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_DLC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_DLC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158742@macro@CAN_TDT1R_DLC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_DLC",
+ "location": {
+ "column": "9",
+ "line": "2114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_DLC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158846@macro@CAN_TDT1R_TGT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TGT_Pos",
+ "location": {
+ "column": "9",
+ "line": "2115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TGT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@158927@macro@CAN_TDT1R_TGT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TGT_Msk",
+ "location": {
+ "column": "9",
+ "line": "2116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TGT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159027@macro@CAN_TDT1R_TGT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TGT",
+ "location": {
+ "column": "9",
+ "line": "2117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TGT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159135@macro@CAN_TDT1R_TIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "2118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159216@macro@CAN_TDT1R_TIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "2119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159316@macro@CAN_TDT1R_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT1R_TIME",
+ "location": {
+ "column": "9",
+ "line": "2120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT1R_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159506@macro@CAN_TDL1R_DATA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159587@macro@CAN_TDL1R_DATA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159687@macro@CAN_TDL1R_DATA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA0",
+ "location": {
+ "column": "9",
+ "line": "2125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159786@macro@CAN_TDL1R_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159867@macro@CAN_TDL1R_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@159967@macro@CAN_TDL1R_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA1",
+ "location": {
+ "column": "9",
+ "line": "2128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160066@macro@CAN_TDL1R_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160147@macro@CAN_TDL1R_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160247@macro@CAN_TDL1R_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA2",
+ "location": {
+ "column": "9",
+ "line": "2131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160346@macro@CAN_TDL1R_DATA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160427@macro@CAN_TDL1R_DATA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160527@macro@CAN_TDL1R_DATA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL1R_DATA3",
+ "location": {
+ "column": "9",
+ "line": "2134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL1R_DATA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160710@macro@CAN_TDH1R_DATA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160791@macro@CAN_TDH1R_DATA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160891@macro@CAN_TDH1R_DATA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA4",
+ "location": {
+ "column": "9",
+ "line": "2139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@160990@macro@CAN_TDH1R_DATA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161071@macro@CAN_TDH1R_DATA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161171@macro@CAN_TDH1R_DATA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA5",
+ "location": {
+ "column": "9",
+ "line": "2142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161270@macro@CAN_TDH1R_DATA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161351@macro@CAN_TDH1R_DATA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161451@macro@CAN_TDH1R_DATA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA6",
+ "location": {
+ "column": "9",
+ "line": "2145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161550@macro@CAN_TDH1R_DATA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161631@macro@CAN_TDH1R_DATA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161731@macro@CAN_TDH1R_DATA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH1R_DATA7",
+ "location": {
+ "column": "9",
+ "line": "2148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH1R_DATA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161914@macro@CAN_TI2R_TXRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_TXRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "2151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_TXRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@161995@macro@CAN_TI2R_TXRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_TXRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "2152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_TXRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162095@macro@CAN_TI2R_TXRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_TXRQ",
+ "location": {
+ "column": "9",
+ "line": "2153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_TXRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162207@macro@CAN_TI2R_RTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_RTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "2154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_RTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162288@macro@CAN_TI2R_RTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_RTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "2155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_RTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162388@macro@CAN_TI2R_RTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_RTR",
+ "location": {
+ "column": "9",
+ "line": "2156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_RTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162503@macro@CAN_TI2R_IDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_IDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "2157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_IDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162584@macro@CAN_TI2R_IDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_IDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "2158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_IDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162684@macro@CAN_TI2R_IDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_IDE",
+ "location": {
+ "column": "9",
+ "line": "2159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_IDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162792@macro@CAN_TI2R_EXID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_EXID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_EXID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162873@macro@CAN_TI2R_EXID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_EXID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_EXID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@162973@macro@CAN_TI2R_EXID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_EXID",
+ "location": {
+ "column": "9",
+ "line": "2162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_EXID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163080@macro@CAN_TI2R_STID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_STID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_STID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163161@macro@CAN_TI2R_STID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_STID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_STID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163261@macro@CAN_TI2R_STID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TI2R_STID",
+ "location": {
+ "column": "9",
+ "line": "2165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TI2R_STID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163477@macro@CAN_TDT2R_DLC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_DLC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_DLC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163558@macro@CAN_TDT2R_DLC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_DLC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_DLC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163658@macro@CAN_TDT2R_DLC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_DLC",
+ "location": {
+ "column": "9",
+ "line": "2170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_DLC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163762@macro@CAN_TDT2R_TGT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TGT_Pos",
+ "location": {
+ "column": "9",
+ "line": "2171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TGT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163843@macro@CAN_TDT2R_TGT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TGT_Msk",
+ "location": {
+ "column": "9",
+ "line": "2172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TGT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@163943@macro@CAN_TDT2R_TGT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TGT",
+ "location": {
+ "column": "9",
+ "line": "2173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TGT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164051@macro@CAN_TDT2R_TIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "2174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164132@macro@CAN_TDT2R_TIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "2175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164232@macro@CAN_TDT2R_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDT2R_TIME",
+ "location": {
+ "column": "9",
+ "line": "2176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDT2R_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164422@macro@CAN_TDL2R_DATA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164503@macro@CAN_TDL2R_DATA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164603@macro@CAN_TDL2R_DATA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA0",
+ "location": {
+ "column": "9",
+ "line": "2181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164702@macro@CAN_TDL2R_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164783@macro@CAN_TDL2R_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164883@macro@CAN_TDL2R_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA1",
+ "location": {
+ "column": "9",
+ "line": "2184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@164982@macro@CAN_TDL2R_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165063@macro@CAN_TDL2R_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165163@macro@CAN_TDL2R_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA2",
+ "location": {
+ "column": "9",
+ "line": "2187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165262@macro@CAN_TDL2R_DATA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165343@macro@CAN_TDL2R_DATA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165443@macro@CAN_TDL2R_DATA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDL2R_DATA3",
+ "location": {
+ "column": "9",
+ "line": "2190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDL2R_DATA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165626@macro@CAN_TDH2R_DATA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165707@macro@CAN_TDH2R_DATA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165807@macro@CAN_TDH2R_DATA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA4",
+ "location": {
+ "column": "9",
+ "line": "2195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165906@macro@CAN_TDH2R_DATA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@165987@macro@CAN_TDH2R_DATA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166087@macro@CAN_TDH2R_DATA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA5",
+ "location": {
+ "column": "9",
+ "line": "2198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166186@macro@CAN_TDH2R_DATA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166267@macro@CAN_TDH2R_DATA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166367@macro@CAN_TDH2R_DATA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA6",
+ "location": {
+ "column": "9",
+ "line": "2201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166466@macro@CAN_TDH2R_DATA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166547@macro@CAN_TDH2R_DATA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166647@macro@CAN_TDH2R_DATA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TDH2R_DATA7",
+ "location": {
+ "column": "9",
+ "line": "2204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_TDH2R_DATA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166830@macro@CAN_RI0R_RTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_RTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "2207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_RTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@166911@macro@CAN_RI0R_RTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_RTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "2208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_RTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167011@macro@CAN_RI0R_RTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_RTR",
+ "location": {
+ "column": "9",
+ "line": "2209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_RTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167126@macro@CAN_RI0R_IDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_IDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "2210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_IDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167207@macro@CAN_RI0R_IDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_IDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "2211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_IDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167307@macro@CAN_RI0R_IDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_IDE",
+ "location": {
+ "column": "9",
+ "line": "2212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_IDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167415@macro@CAN_RI0R_EXID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_EXID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_EXID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167496@macro@CAN_RI0R_EXID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_EXID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_EXID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167596@macro@CAN_RI0R_EXID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_EXID",
+ "location": {
+ "column": "9",
+ "line": "2215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_EXID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167703@macro@CAN_RI0R_STID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_STID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_STID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167784@macro@CAN_RI0R_STID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_STID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_STID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@167884@macro@CAN_RI0R_STID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI0R_STID",
+ "location": {
+ "column": "9",
+ "line": "2218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI0R_STID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168098@macro@CAN_RDT0R_DLC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_DLC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_DLC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168179@macro@CAN_RDT0R_DLC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_DLC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_DLC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168279@macro@CAN_RDT0R_DLC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_DLC",
+ "location": {
+ "column": "9",
+ "line": "2223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_DLC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168383@macro@CAN_RDT0R_FMI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_FMI_Pos",
+ "location": {
+ "column": "9",
+ "line": "2224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_FMI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168464@macro@CAN_RDT0R_FMI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_FMI_Msk",
+ "location": {
+ "column": "9",
+ "line": "2225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_FMI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168564@macro@CAN_RDT0R_FMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_FMI",
+ "location": {
+ "column": "9",
+ "line": "2226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_FMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168670@macro@CAN_RDT0R_TIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_TIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "2227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_TIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168751@macro@CAN_RDT0R_TIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_TIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "2228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_TIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@168851@macro@CAN_RDT0R_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT0R_TIME",
+ "location": {
+ "column": "9",
+ "line": "2229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT0R_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169041@macro@CAN_RDL0R_DATA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169122@macro@CAN_RDL0R_DATA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169222@macro@CAN_RDL0R_DATA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA0",
+ "location": {
+ "column": "9",
+ "line": "2234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169321@macro@CAN_RDL0R_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169402@macro@CAN_RDL0R_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169502@macro@CAN_RDL0R_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA1",
+ "location": {
+ "column": "9",
+ "line": "2237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169601@macro@CAN_RDL0R_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169682@macro@CAN_RDL0R_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169782@macro@CAN_RDL0R_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA2",
+ "location": {
+ "column": "9",
+ "line": "2240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169881@macro@CAN_RDL0R_DATA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@169962@macro@CAN_RDL0R_DATA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170062@macro@CAN_RDL0R_DATA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL0R_DATA3",
+ "location": {
+ "column": "9",
+ "line": "2243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL0R_DATA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170245@macro@CAN_RDH0R_DATA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170326@macro@CAN_RDH0R_DATA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170426@macro@CAN_RDH0R_DATA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA4",
+ "location": {
+ "column": "9",
+ "line": "2248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170525@macro@CAN_RDH0R_DATA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170606@macro@CAN_RDH0R_DATA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170706@macro@CAN_RDH0R_DATA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA5",
+ "location": {
+ "column": "9",
+ "line": "2251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170805@macro@CAN_RDH0R_DATA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170886@macro@CAN_RDH0R_DATA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@170986@macro@CAN_RDH0R_DATA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA6",
+ "location": {
+ "column": "9",
+ "line": "2254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171085@macro@CAN_RDH0R_DATA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171166@macro@CAN_RDH0R_DATA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171266@macro@CAN_RDH0R_DATA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH0R_DATA7",
+ "location": {
+ "column": "9",
+ "line": "2257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH0R_DATA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171449@macro@CAN_RI1R_RTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_RTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "2260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_RTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171530@macro@CAN_RI1R_RTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_RTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "2261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_RTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171630@macro@CAN_RI1R_RTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_RTR",
+ "location": {
+ "column": "9",
+ "line": "2262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_RTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171745@macro@CAN_RI1R_IDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_IDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "2263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_IDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171826@macro@CAN_RI1R_IDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_IDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "2264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_IDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@171926@macro@CAN_RI1R_IDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_IDE",
+ "location": {
+ "column": "9",
+ "line": "2265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_IDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172034@macro@CAN_RI1R_EXID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_EXID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_EXID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172115@macro@CAN_RI1R_EXID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_EXID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_EXID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172215@macro@CAN_RI1R_EXID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_EXID",
+ "location": {
+ "column": "9",
+ "line": "2268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_EXID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172322@macro@CAN_RI1R_STID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_STID_Pos",
+ "location": {
+ "column": "9",
+ "line": "2269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_STID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172403@macro@CAN_RI1R_STID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_STID_Msk",
+ "location": {
+ "column": "9",
+ "line": "2270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_STID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172503@macro@CAN_RI1R_STID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RI1R_STID",
+ "location": {
+ "column": "9",
+ "line": "2271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RI1R_STID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172717@macro@CAN_RDT1R_DLC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_DLC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_DLC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172798@macro@CAN_RDT1R_DLC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_DLC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_DLC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@172898@macro@CAN_RDT1R_DLC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_DLC",
+ "location": {
+ "column": "9",
+ "line": "2276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_DLC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173002@macro@CAN_RDT1R_FMI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_FMI_Pos",
+ "location": {
+ "column": "9",
+ "line": "2277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_FMI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173083@macro@CAN_RDT1R_FMI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_FMI_Msk",
+ "location": {
+ "column": "9",
+ "line": "2278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_FMI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173183@macro@CAN_RDT1R_FMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_FMI",
+ "location": {
+ "column": "9",
+ "line": "2279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_FMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173289@macro@CAN_RDT1R_TIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_TIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "2280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_TIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173370@macro@CAN_RDT1R_TIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_TIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "2281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_TIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173470@macro@CAN_RDT1R_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDT1R_TIME",
+ "location": {
+ "column": "9",
+ "line": "2282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDT1R_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173660@macro@CAN_RDL1R_DATA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173741@macro@CAN_RDL1R_DATA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173841@macro@CAN_RDL1R_DATA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA0",
+ "location": {
+ "column": "9",
+ "line": "2287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@173940@macro@CAN_RDL1R_DATA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174021@macro@CAN_RDL1R_DATA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174121@macro@CAN_RDL1R_DATA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA1",
+ "location": {
+ "column": "9",
+ "line": "2290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174220@macro@CAN_RDL1R_DATA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174301@macro@CAN_RDL1R_DATA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174401@macro@CAN_RDL1R_DATA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA2",
+ "location": {
+ "column": "9",
+ "line": "2293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174500@macro@CAN_RDL1R_DATA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174581@macro@CAN_RDL1R_DATA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174681@macro@CAN_RDL1R_DATA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDL1R_DATA3",
+ "location": {
+ "column": "9",
+ "line": "2296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDL1R_DATA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174864@macro@CAN_RDH1R_DATA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@174945@macro@CAN_RDH1R_DATA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175045@macro@CAN_RDH1R_DATA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA4",
+ "location": {
+ "column": "9",
+ "line": "2301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175144@macro@CAN_RDH1R_DATA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175225@macro@CAN_RDH1R_DATA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175325@macro@CAN_RDH1R_DATA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA5",
+ "location": {
+ "column": "9",
+ "line": "2304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175424@macro@CAN_RDH1R_DATA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175505@macro@CAN_RDH1R_DATA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175605@macro@CAN_RDH1R_DATA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA6",
+ "location": {
+ "column": "9",
+ "line": "2307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175704@macro@CAN_RDH1R_DATA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175785@macro@CAN_RDH1R_DATA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@175885@macro@CAN_RDH1R_DATA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_RDH1R_DATA7",
+ "location": {
+ "column": "9",
+ "line": "2310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_RDH1R_DATA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176097@macro@CAN_FMR_FINIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_FINIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "2314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_FINIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176178@macro@CAN_FMR_FINIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_FINIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "2315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_FINIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176278@macro@CAN_FMR_FINIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_FINIT",
+ "location": {
+ "column": "9",
+ "line": "2316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_FINIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176382@macro@CAN_FMR_CAN2SB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_CAN2SB_Pos",
+ "location": {
+ "column": "9",
+ "line": "2317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_CAN2SB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176463@macro@CAN_FMR_CAN2SB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_CAN2SB_Msk",
+ "location": {
+ "column": "9",
+ "line": "2318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_CAN2SB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176563@macro@CAN_FMR_CAN2SB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FMR_CAN2SB",
+ "location": {
+ "column": "9",
+ "line": "2319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FMR_CAN2SB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176750@macro@CAN_FM1R_FBM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM_Pos",
+ "location": {
+ "column": "9",
+ "line": "2322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176831@macro@CAN_FM1R_FBM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM_Msk",
+ "location": {
+ "column": "9",
+ "line": "2323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@176931@macro@CAN_FM1R_FBM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM",
+ "location": {
+ "column": "9",
+ "line": "2324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177030@macro@CAN_FM1R_FBM0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177111@macro@CAN_FM1R_FBM0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177211@macro@CAN_FM1R_FBM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM0",
+ "location": {
+ "column": "9",
+ "line": "2327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177321@macro@CAN_FM1R_FBM1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177402@macro@CAN_FM1R_FBM1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177502@macro@CAN_FM1R_FBM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM1",
+ "location": {
+ "column": "9",
+ "line": "2330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177612@macro@CAN_FM1R_FBM2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177693@macro@CAN_FM1R_FBM2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177793@macro@CAN_FM1R_FBM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM2",
+ "location": {
+ "column": "9",
+ "line": "2333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177903@macro@CAN_FM1R_FBM3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@177984@macro@CAN_FM1R_FBM3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178084@macro@CAN_FM1R_FBM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM3",
+ "location": {
+ "column": "9",
+ "line": "2336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178194@macro@CAN_FM1R_FBM4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178275@macro@CAN_FM1R_FBM4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178375@macro@CAN_FM1R_FBM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM4",
+ "location": {
+ "column": "9",
+ "line": "2339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178485@macro@CAN_FM1R_FBM5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178566@macro@CAN_FM1R_FBM5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178666@macro@CAN_FM1R_FBM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM5",
+ "location": {
+ "column": "9",
+ "line": "2342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178776@macro@CAN_FM1R_FBM6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178857@macro@CAN_FM1R_FBM6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@178957@macro@CAN_FM1R_FBM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM6",
+ "location": {
+ "column": "9",
+ "line": "2345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179067@macro@CAN_FM1R_FBM7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179148@macro@CAN_FM1R_FBM7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179248@macro@CAN_FM1R_FBM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM7",
+ "location": {
+ "column": "9",
+ "line": "2348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179358@macro@CAN_FM1R_FBM8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179439@macro@CAN_FM1R_FBM8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179539@macro@CAN_FM1R_FBM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM8",
+ "location": {
+ "column": "9",
+ "line": "2351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179649@macro@CAN_FM1R_FBM9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179730@macro@CAN_FM1R_FBM9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179830@macro@CAN_FM1R_FBM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM9",
+ "location": {
+ "column": "9",
+ "line": "2354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@179940@macro@CAN_FM1R_FBM10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180021@macro@CAN_FM1R_FBM10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180121@macro@CAN_FM1R_FBM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM10",
+ "location": {
+ "column": "9",
+ "line": "2357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180232@macro@CAN_FM1R_FBM11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180313@macro@CAN_FM1R_FBM11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180413@macro@CAN_FM1R_FBM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM11",
+ "location": {
+ "column": "9",
+ "line": "2360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180524@macro@CAN_FM1R_FBM12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180605@macro@CAN_FM1R_FBM12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180705@macro@CAN_FM1R_FBM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM12",
+ "location": {
+ "column": "9",
+ "line": "2363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180816@macro@CAN_FM1R_FBM13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180897@macro@CAN_FM1R_FBM13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@180997@macro@CAN_FM1R_FBM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM13",
+ "location": {
+ "column": "9",
+ "line": "2366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181108@macro@CAN_FM1R_FBM14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181189@macro@CAN_FM1R_FBM14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181289@macro@CAN_FM1R_FBM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM14",
+ "location": {
+ "column": "9",
+ "line": "2369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181400@macro@CAN_FM1R_FBM15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181481@macro@CAN_FM1R_FBM15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181581@macro@CAN_FM1R_FBM15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM15",
+ "location": {
+ "column": "9",
+ "line": "2372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181692@macro@CAN_FM1R_FBM16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181773@macro@CAN_FM1R_FBM16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181873@macro@CAN_FM1R_FBM16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM16",
+ "location": {
+ "column": "9",
+ "line": "2375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@181984@macro@CAN_FM1R_FBM17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182065@macro@CAN_FM1R_FBM17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182165@macro@CAN_FM1R_FBM17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM17",
+ "location": {
+ "column": "9",
+ "line": "2378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182276@macro@CAN_FM1R_FBM18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182357@macro@CAN_FM1R_FBM18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182457@macro@CAN_FM1R_FBM18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM18",
+ "location": {
+ "column": "9",
+ "line": "2381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182568@macro@CAN_FM1R_FBM19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182649@macro@CAN_FM1R_FBM19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182749@macro@CAN_FM1R_FBM19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM19",
+ "location": {
+ "column": "9",
+ "line": "2384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182860@macro@CAN_FM1R_FBM20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@182941@macro@CAN_FM1R_FBM20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183041@macro@CAN_FM1R_FBM20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM20",
+ "location": {
+ "column": "9",
+ "line": "2387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183152@macro@CAN_FM1R_FBM21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183233@macro@CAN_FM1R_FBM21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183333@macro@CAN_FM1R_FBM21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM21",
+ "location": {
+ "column": "9",
+ "line": "2390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183444@macro@CAN_FM1R_FBM22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183525@macro@CAN_FM1R_FBM22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183625@macro@CAN_FM1R_FBM22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM22",
+ "location": {
+ "column": "9",
+ "line": "2393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183736@macro@CAN_FM1R_FBM23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183817@macro@CAN_FM1R_FBM23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@183917@macro@CAN_FM1R_FBM23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM23",
+ "location": {
+ "column": "9",
+ "line": "2396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184028@macro@CAN_FM1R_FBM24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184109@macro@CAN_FM1R_FBM24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184209@macro@CAN_FM1R_FBM24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM24",
+ "location": {
+ "column": "9",
+ "line": "2399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184320@macro@CAN_FM1R_FBM25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184401@macro@CAN_FM1R_FBM25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184501@macro@CAN_FM1R_FBM25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM25",
+ "location": {
+ "column": "9",
+ "line": "2402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184612@macro@CAN_FM1R_FBM26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184693@macro@CAN_FM1R_FBM26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184793@macro@CAN_FM1R_FBM26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM26",
+ "location": {
+ "column": "9",
+ "line": "2405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184904@macro@CAN_FM1R_FBM27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@184985@macro@CAN_FM1R_FBM27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185085@macro@CAN_FM1R_FBM27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FM1R_FBM27",
+ "location": {
+ "column": "9",
+ "line": "2408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FM1R_FBM27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185280@macro@CAN_FS1R_FSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "2411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185361@macro@CAN_FS1R_FSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "2412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185461@macro@CAN_FS1R_FSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC",
+ "location": {
+ "column": "9",
+ "line": "2413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185575@macro@CAN_FS1R_FSC0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185656@macro@CAN_FS1R_FSC0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185756@macro@CAN_FS1R_FSC0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC0",
+ "location": {
+ "column": "9",
+ "line": "2416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185876@macro@CAN_FS1R_FSC1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@185957@macro@CAN_FS1R_FSC1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186057@macro@CAN_FS1R_FSC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC1",
+ "location": {
+ "column": "9",
+ "line": "2419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186177@macro@CAN_FS1R_FSC2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186258@macro@CAN_FS1R_FSC2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186358@macro@CAN_FS1R_FSC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC2",
+ "location": {
+ "column": "9",
+ "line": "2422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186478@macro@CAN_FS1R_FSC3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186559@macro@CAN_FS1R_FSC3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186659@macro@CAN_FS1R_FSC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC3",
+ "location": {
+ "column": "9",
+ "line": "2425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186779@macro@CAN_FS1R_FSC4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186860@macro@CAN_FS1R_FSC4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@186960@macro@CAN_FS1R_FSC4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC4",
+ "location": {
+ "column": "9",
+ "line": "2428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187080@macro@CAN_FS1R_FSC5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187161@macro@CAN_FS1R_FSC5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187261@macro@CAN_FS1R_FSC5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC5",
+ "location": {
+ "column": "9",
+ "line": "2431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187381@macro@CAN_FS1R_FSC6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187462@macro@CAN_FS1R_FSC6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187562@macro@CAN_FS1R_FSC6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC6",
+ "location": {
+ "column": "9",
+ "line": "2434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187682@macro@CAN_FS1R_FSC7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187763@macro@CAN_FS1R_FSC7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187863@macro@CAN_FS1R_FSC7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC7",
+ "location": {
+ "column": "9",
+ "line": "2437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@187983@macro@CAN_FS1R_FSC8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188064@macro@CAN_FS1R_FSC8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188164@macro@CAN_FS1R_FSC8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC8",
+ "location": {
+ "column": "9",
+ "line": "2440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188284@macro@CAN_FS1R_FSC9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188365@macro@CAN_FS1R_FSC9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188465@macro@CAN_FS1R_FSC9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC9",
+ "location": {
+ "column": "9",
+ "line": "2443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188585@macro@CAN_FS1R_FSC10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188666@macro@CAN_FS1R_FSC10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188766@macro@CAN_FS1R_FSC10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC10",
+ "location": {
+ "column": "9",
+ "line": "2446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188887@macro@CAN_FS1R_FSC11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@188968@macro@CAN_FS1R_FSC11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189068@macro@CAN_FS1R_FSC11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC11",
+ "location": {
+ "column": "9",
+ "line": "2449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189189@macro@CAN_FS1R_FSC12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189270@macro@CAN_FS1R_FSC12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189370@macro@CAN_FS1R_FSC12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC12",
+ "location": {
+ "column": "9",
+ "line": "2452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189491@macro@CAN_FS1R_FSC13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189572@macro@CAN_FS1R_FSC13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189672@macro@CAN_FS1R_FSC13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC13",
+ "location": {
+ "column": "9",
+ "line": "2455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189793@macro@CAN_FS1R_FSC14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189874@macro@CAN_FS1R_FSC14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@189974@macro@CAN_FS1R_FSC14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC14",
+ "location": {
+ "column": "9",
+ "line": "2458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190095@macro@CAN_FS1R_FSC15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190176@macro@CAN_FS1R_FSC15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190276@macro@CAN_FS1R_FSC15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC15",
+ "location": {
+ "column": "9",
+ "line": "2461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190397@macro@CAN_FS1R_FSC16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190478@macro@CAN_FS1R_FSC16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190578@macro@CAN_FS1R_FSC16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC16",
+ "location": {
+ "column": "9",
+ "line": "2464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190699@macro@CAN_FS1R_FSC17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190780@macro@CAN_FS1R_FSC17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@190880@macro@CAN_FS1R_FSC17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC17",
+ "location": {
+ "column": "9",
+ "line": "2467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191001@macro@CAN_FS1R_FSC18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191082@macro@CAN_FS1R_FSC18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191182@macro@CAN_FS1R_FSC18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC18",
+ "location": {
+ "column": "9",
+ "line": "2470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191303@macro@CAN_FS1R_FSC19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191384@macro@CAN_FS1R_FSC19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191484@macro@CAN_FS1R_FSC19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC19",
+ "location": {
+ "column": "9",
+ "line": "2473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191605@macro@CAN_FS1R_FSC20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191686@macro@CAN_FS1R_FSC20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191786@macro@CAN_FS1R_FSC20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC20",
+ "location": {
+ "column": "9",
+ "line": "2476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191907@macro@CAN_FS1R_FSC21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@191988@macro@CAN_FS1R_FSC21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192088@macro@CAN_FS1R_FSC21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC21",
+ "location": {
+ "column": "9",
+ "line": "2479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192209@macro@CAN_FS1R_FSC22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192290@macro@CAN_FS1R_FSC22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192390@macro@CAN_FS1R_FSC22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC22",
+ "location": {
+ "column": "9",
+ "line": "2482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192511@macro@CAN_FS1R_FSC23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192592@macro@CAN_FS1R_FSC23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192692@macro@CAN_FS1R_FSC23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC23",
+ "location": {
+ "column": "9",
+ "line": "2485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192813@macro@CAN_FS1R_FSC24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192894@macro@CAN_FS1R_FSC24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@192994@macro@CAN_FS1R_FSC24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC24",
+ "location": {
+ "column": "9",
+ "line": "2488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193115@macro@CAN_FS1R_FSC25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193196@macro@CAN_FS1R_FSC25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193296@macro@CAN_FS1R_FSC25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC25",
+ "location": {
+ "column": "9",
+ "line": "2491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193417@macro@CAN_FS1R_FSC26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193498@macro@CAN_FS1R_FSC26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193598@macro@CAN_FS1R_FSC26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC26",
+ "location": {
+ "column": "9",
+ "line": "2494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193719@macro@CAN_FS1R_FSC27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193800@macro@CAN_FS1R_FSC27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@193900@macro@CAN_FS1R_FSC27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FS1R_FSC27",
+ "location": {
+ "column": "9",
+ "line": "2497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FS1R_FSC27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194105@macro@CAN_FFA1R_FFA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA_Pos",
+ "location": {
+ "column": "9",
+ "line": "2500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194186@macro@CAN_FFA1R_FFA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA_Msk",
+ "location": {
+ "column": "9",
+ "line": "2501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194286@macro@CAN_FFA1R_FFA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA",
+ "location": {
+ "column": "9",
+ "line": "2502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194396@macro@CAN_FFA1R_FFA0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194477@macro@CAN_FFA1R_FFA0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194577@macro@CAN_FFA1R_FFA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA0",
+ "location": {
+ "column": "9",
+ "line": "2505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194693@macro@CAN_FFA1R_FFA1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194774@macro@CAN_FFA1R_FFA1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194874@macro@CAN_FFA1R_FFA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA1",
+ "location": {
+ "column": "9",
+ "line": "2508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@194990@macro@CAN_FFA1R_FFA2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195071@macro@CAN_FFA1R_FFA2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195171@macro@CAN_FFA1R_FFA2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA2",
+ "location": {
+ "column": "9",
+ "line": "2511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195287@macro@CAN_FFA1R_FFA3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195368@macro@CAN_FFA1R_FFA3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195468@macro@CAN_FFA1R_FFA3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA3",
+ "location": {
+ "column": "9",
+ "line": "2514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195584@macro@CAN_FFA1R_FFA4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195665@macro@CAN_FFA1R_FFA4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195765@macro@CAN_FFA1R_FFA4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA4",
+ "location": {
+ "column": "9",
+ "line": "2517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195881@macro@CAN_FFA1R_FFA5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@195962@macro@CAN_FFA1R_FFA5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196062@macro@CAN_FFA1R_FFA5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA5",
+ "location": {
+ "column": "9",
+ "line": "2520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196178@macro@CAN_FFA1R_FFA6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196259@macro@CAN_FFA1R_FFA6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196359@macro@CAN_FFA1R_FFA6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA6",
+ "location": {
+ "column": "9",
+ "line": "2523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196475@macro@CAN_FFA1R_FFA7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196556@macro@CAN_FFA1R_FFA7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196656@macro@CAN_FFA1R_FFA7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA7",
+ "location": {
+ "column": "9",
+ "line": "2526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196772@macro@CAN_FFA1R_FFA8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196853@macro@CAN_FFA1R_FFA8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@196953@macro@CAN_FFA1R_FFA8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA8",
+ "location": {
+ "column": "9",
+ "line": "2529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197069@macro@CAN_FFA1R_FFA9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197150@macro@CAN_FFA1R_FFA9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197250@macro@CAN_FFA1R_FFA9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA9",
+ "location": {
+ "column": "9",
+ "line": "2532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197366@macro@CAN_FFA1R_FFA10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197447@macro@CAN_FFA1R_FFA10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197547@macro@CAN_FFA1R_FFA10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA10",
+ "location": {
+ "column": "9",
+ "line": "2535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197664@macro@CAN_FFA1R_FFA11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197745@macro@CAN_FFA1R_FFA11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197845@macro@CAN_FFA1R_FFA11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA11",
+ "location": {
+ "column": "9",
+ "line": "2538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@197962@macro@CAN_FFA1R_FFA12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198043@macro@CAN_FFA1R_FFA12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198143@macro@CAN_FFA1R_FFA12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA12",
+ "location": {
+ "column": "9",
+ "line": "2541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198260@macro@CAN_FFA1R_FFA13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198341@macro@CAN_FFA1R_FFA13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198441@macro@CAN_FFA1R_FFA13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA13",
+ "location": {
+ "column": "9",
+ "line": "2544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198558@macro@CAN_FFA1R_FFA14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198639@macro@CAN_FFA1R_FFA14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198739@macro@CAN_FFA1R_FFA14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA14",
+ "location": {
+ "column": "9",
+ "line": "2547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198856@macro@CAN_FFA1R_FFA15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@198937@macro@CAN_FFA1R_FFA15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199037@macro@CAN_FFA1R_FFA15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA15",
+ "location": {
+ "column": "9",
+ "line": "2550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199154@macro@CAN_FFA1R_FFA16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199235@macro@CAN_FFA1R_FFA16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199335@macro@CAN_FFA1R_FFA16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA16",
+ "location": {
+ "column": "9",
+ "line": "2553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199452@macro@CAN_FFA1R_FFA17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199533@macro@CAN_FFA1R_FFA17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199633@macro@CAN_FFA1R_FFA17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA17",
+ "location": {
+ "column": "9",
+ "line": "2556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199750@macro@CAN_FFA1R_FFA18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199831@macro@CAN_FFA1R_FFA18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@199931@macro@CAN_FFA1R_FFA18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA18",
+ "location": {
+ "column": "9",
+ "line": "2559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200048@macro@CAN_FFA1R_FFA19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200129@macro@CAN_FFA1R_FFA19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200229@macro@CAN_FFA1R_FFA19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA19",
+ "location": {
+ "column": "9",
+ "line": "2562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200346@macro@CAN_FFA1R_FFA20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200427@macro@CAN_FFA1R_FFA20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200527@macro@CAN_FFA1R_FFA20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA20",
+ "location": {
+ "column": "9",
+ "line": "2565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200644@macro@CAN_FFA1R_FFA21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200725@macro@CAN_FFA1R_FFA21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200825@macro@CAN_FFA1R_FFA21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA21",
+ "location": {
+ "column": "9",
+ "line": "2568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@200942@macro@CAN_FFA1R_FFA22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201023@macro@CAN_FFA1R_FFA22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201123@macro@CAN_FFA1R_FFA22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA22",
+ "location": {
+ "column": "9",
+ "line": "2571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201240@macro@CAN_FFA1R_FFA23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201321@macro@CAN_FFA1R_FFA23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201421@macro@CAN_FFA1R_FFA23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA23",
+ "location": {
+ "column": "9",
+ "line": "2574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201538@macro@CAN_FFA1R_FFA24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201619@macro@CAN_FFA1R_FFA24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201719@macro@CAN_FFA1R_FFA24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA24",
+ "location": {
+ "column": "9",
+ "line": "2577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201836@macro@CAN_FFA1R_FFA25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@201917@macro@CAN_FFA1R_FFA25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202017@macro@CAN_FFA1R_FFA25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA25",
+ "location": {
+ "column": "9",
+ "line": "2580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202134@macro@CAN_FFA1R_FFA26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202215@macro@CAN_FFA1R_FFA26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202315@macro@CAN_FFA1R_FFA26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA26",
+ "location": {
+ "column": "9",
+ "line": "2583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202432@macro@CAN_FFA1R_FFA27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202513@macro@CAN_FFA1R_FFA27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202613@macro@CAN_FFA1R_FFA27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FFA1R_FFA27",
+ "location": {
+ "column": "9",
+ "line": "2586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FFA1R_FFA27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202814@macro@CAN_FA1R_FACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "2589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202895@macro@CAN_FA1R_FACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "2590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@202995@macro@CAN_FA1R_FACT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT",
+ "location": {
+ "column": "9",
+ "line": "2591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203096@macro@CAN_FA1R_FACT0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203177@macro@CAN_FA1R_FACT0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203277@macro@CAN_FA1R_FACT0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT0",
+ "location": {
+ "column": "9",
+ "line": "2594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203384@macro@CAN_FA1R_FACT1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203465@macro@CAN_FA1R_FACT1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203565@macro@CAN_FA1R_FACT1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT1",
+ "location": {
+ "column": "9",
+ "line": "2597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203672@macro@CAN_FA1R_FACT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203753@macro@CAN_FA1R_FACT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203853@macro@CAN_FA1R_FACT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT2",
+ "location": {
+ "column": "9",
+ "line": "2600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@203960@macro@CAN_FA1R_FACT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204041@macro@CAN_FA1R_FACT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204141@macro@CAN_FA1R_FACT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT3",
+ "location": {
+ "column": "9",
+ "line": "2603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204248@macro@CAN_FA1R_FACT4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204329@macro@CAN_FA1R_FACT4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204429@macro@CAN_FA1R_FACT4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT4",
+ "location": {
+ "column": "9",
+ "line": "2606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204536@macro@CAN_FA1R_FACT5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204617@macro@CAN_FA1R_FACT5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204717@macro@CAN_FA1R_FACT5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT5",
+ "location": {
+ "column": "9",
+ "line": "2609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204824@macro@CAN_FA1R_FACT6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@204905@macro@CAN_FA1R_FACT6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205005@macro@CAN_FA1R_FACT6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT6",
+ "location": {
+ "column": "9",
+ "line": "2612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205112@macro@CAN_FA1R_FACT7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205193@macro@CAN_FA1R_FACT7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205293@macro@CAN_FA1R_FACT7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT7",
+ "location": {
+ "column": "9",
+ "line": "2615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205400@macro@CAN_FA1R_FACT8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205481@macro@CAN_FA1R_FACT8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205581@macro@CAN_FA1R_FACT8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT8",
+ "location": {
+ "column": "9",
+ "line": "2618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205688@macro@CAN_FA1R_FACT9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205769@macro@CAN_FA1R_FACT9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205869@macro@CAN_FA1R_FACT9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT9",
+ "location": {
+ "column": "9",
+ "line": "2621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@205976@macro@CAN_FA1R_FACT10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206057@macro@CAN_FA1R_FACT10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206157@macro@CAN_FA1R_FACT10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT10",
+ "location": {
+ "column": "9",
+ "line": "2624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206265@macro@CAN_FA1R_FACT11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206346@macro@CAN_FA1R_FACT11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206446@macro@CAN_FA1R_FACT11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT11",
+ "location": {
+ "column": "9",
+ "line": "2627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206554@macro@CAN_FA1R_FACT12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206635@macro@CAN_FA1R_FACT12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206735@macro@CAN_FA1R_FACT12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT12",
+ "location": {
+ "column": "9",
+ "line": "2630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206843@macro@CAN_FA1R_FACT13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@206924@macro@CAN_FA1R_FACT13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207024@macro@CAN_FA1R_FACT13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT13",
+ "location": {
+ "column": "9",
+ "line": "2633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207132@macro@CAN_FA1R_FACT14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207213@macro@CAN_FA1R_FACT14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207313@macro@CAN_FA1R_FACT14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT14",
+ "location": {
+ "column": "9",
+ "line": "2636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207421@macro@CAN_FA1R_FACT15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207502@macro@CAN_FA1R_FACT15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207602@macro@CAN_FA1R_FACT15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT15",
+ "location": {
+ "column": "9",
+ "line": "2639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207710@macro@CAN_FA1R_FACT16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207791@macro@CAN_FA1R_FACT16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207891@macro@CAN_FA1R_FACT16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT16",
+ "location": {
+ "column": "9",
+ "line": "2642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@207999@macro@CAN_FA1R_FACT17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208080@macro@CAN_FA1R_FACT17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208180@macro@CAN_FA1R_FACT17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT17",
+ "location": {
+ "column": "9",
+ "line": "2645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208288@macro@CAN_FA1R_FACT18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208369@macro@CAN_FA1R_FACT18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208469@macro@CAN_FA1R_FACT18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT18",
+ "location": {
+ "column": "9",
+ "line": "2648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208577@macro@CAN_FA1R_FACT19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208658@macro@CAN_FA1R_FACT19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208758@macro@CAN_FA1R_FACT19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT19",
+ "location": {
+ "column": "9",
+ "line": "2651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208866@macro@CAN_FA1R_FACT20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@208947@macro@CAN_FA1R_FACT20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209047@macro@CAN_FA1R_FACT20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT20",
+ "location": {
+ "column": "9",
+ "line": "2654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209155@macro@CAN_FA1R_FACT21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209236@macro@CAN_FA1R_FACT21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209336@macro@CAN_FA1R_FACT21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT21",
+ "location": {
+ "column": "9",
+ "line": "2657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209444@macro@CAN_FA1R_FACT22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209525@macro@CAN_FA1R_FACT22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209625@macro@CAN_FA1R_FACT22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT22",
+ "location": {
+ "column": "9",
+ "line": "2660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209733@macro@CAN_FA1R_FACT23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209814@macro@CAN_FA1R_FACT23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@209914@macro@CAN_FA1R_FACT23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT23",
+ "location": {
+ "column": "9",
+ "line": "2663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210022@macro@CAN_FA1R_FACT24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210103@macro@CAN_FA1R_FACT24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210203@macro@CAN_FA1R_FACT24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT24",
+ "location": {
+ "column": "9",
+ "line": "2666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210311@macro@CAN_FA1R_FACT25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210392@macro@CAN_FA1R_FACT25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210492@macro@CAN_FA1R_FACT25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT25",
+ "location": {
+ "column": "9",
+ "line": "2669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210600@macro@CAN_FA1R_FACT26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210681@macro@CAN_FA1R_FACT26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210781@macro@CAN_FA1R_FACT26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT26",
+ "location": {
+ "column": "9",
+ "line": "2672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210889@macro@CAN_FA1R_FACT27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@210970@macro@CAN_FA1R_FACT27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211070@macro@CAN_FA1R_FACT27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FA1R_FACT27",
+ "location": {
+ "column": "9",
+ "line": "2675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_FA1R_FACT27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211264@macro@CAN_F0R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211345@macro@CAN_F0R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211445@macro@CAN_F0R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "2681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211545@macro@CAN_F0R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211626@macro@CAN_F0R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211726@macro@CAN_F0R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "2684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211826@macro@CAN_F0R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@211907@macro@CAN_F0R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212007@macro@CAN_F0R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "2687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212107@macro@CAN_F0R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212188@macro@CAN_F0R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212288@macro@CAN_F0R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "2690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212388@macro@CAN_F0R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212469@macro@CAN_F0R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212569@macro@CAN_F0R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "2693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212669@macro@CAN_F0R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212750@macro@CAN_F0R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212850@macro@CAN_F0R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "2696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@212950@macro@CAN_F0R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213031@macro@CAN_F0R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213131@macro@CAN_F0R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "2699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213231@macro@CAN_F0R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213312@macro@CAN_F0R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213412@macro@CAN_F0R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "2702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213512@macro@CAN_F0R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213593@macro@CAN_F0R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213693@macro@CAN_F0R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "2705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213793@macro@CAN_F0R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213874@macro@CAN_F0R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@213974@macro@CAN_F0R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "2708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214074@macro@CAN_F0R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214155@macro@CAN_F0R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214255@macro@CAN_F0R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "2711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214356@macro@CAN_F0R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214437@macro@CAN_F0R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214537@macro@CAN_F0R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "2714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214638@macro@CAN_F0R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214719@macro@CAN_F0R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214819@macro@CAN_F0R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "2717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@214920@macro@CAN_F0R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215001@macro@CAN_F0R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215101@macro@CAN_F0R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "2720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215202@macro@CAN_F0R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215283@macro@CAN_F0R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215383@macro@CAN_F0R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "2723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215484@macro@CAN_F0R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215565@macro@CAN_F0R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215665@macro@CAN_F0R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "2726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215766@macro@CAN_F0R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215847@macro@CAN_F0R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@215947@macro@CAN_F0R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "2729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216048@macro@CAN_F0R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216129@macro@CAN_F0R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216229@macro@CAN_F0R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "2732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216330@macro@CAN_F0R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216411@macro@CAN_F0R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216511@macro@CAN_F0R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "2735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216612@macro@CAN_F0R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216693@macro@CAN_F0R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216793@macro@CAN_F0R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "2738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216894@macro@CAN_F0R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@216975@macro@CAN_F0R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217075@macro@CAN_F0R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "2741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217176@macro@CAN_F0R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217257@macro@CAN_F0R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217357@macro@CAN_F0R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "2744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217458@macro@CAN_F0R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217539@macro@CAN_F0R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217639@macro@CAN_F0R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "2747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217740@macro@CAN_F0R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217821@macro@CAN_F0R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@217921@macro@CAN_F0R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "2750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218022@macro@CAN_F0R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218103@macro@CAN_F0R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218203@macro@CAN_F0R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "2753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218304@macro@CAN_F0R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218385@macro@CAN_F0R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218485@macro@CAN_F0R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "2756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218586@macro@CAN_F0R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218667@macro@CAN_F0R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218767@macro@CAN_F0R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "2759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218868@macro@CAN_F0R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@218949@macro@CAN_F0R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219049@macro@CAN_F0R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "2762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219150@macro@CAN_F0R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "2763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219231@macro@CAN_F0R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "2764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219331@macro@CAN_F0R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "2765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219432@macro@CAN_F0R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "2766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219513@macro@CAN_F0R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "2767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219613@macro@CAN_F0R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "2768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219714@macro@CAN_F0R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "2769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219795@macro@CAN_F0R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "2770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219895@macro@CAN_F0R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "2771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@219996@macro@CAN_F0R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "2772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220077@macro@CAN_F0R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "2773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220177@macro@CAN_F0R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "2774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220362@macro@CAN_F1R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220443@macro@CAN_F1R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220543@macro@CAN_F1R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "2779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220643@macro@CAN_F1R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220724@macro@CAN_F1R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220824@macro@CAN_F1R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "2782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@220924@macro@CAN_F1R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221005@macro@CAN_F1R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221105@macro@CAN_F1R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "2785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221205@macro@CAN_F1R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221286@macro@CAN_F1R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221386@macro@CAN_F1R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "2788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221486@macro@CAN_F1R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221567@macro@CAN_F1R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221667@macro@CAN_F1R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "2791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221767@macro@CAN_F1R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221848@macro@CAN_F1R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@221948@macro@CAN_F1R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "2794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222048@macro@CAN_F1R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222129@macro@CAN_F1R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222229@macro@CAN_F1R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "2797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222329@macro@CAN_F1R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222410@macro@CAN_F1R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222510@macro@CAN_F1R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "2800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222610@macro@CAN_F1R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222691@macro@CAN_F1R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222791@macro@CAN_F1R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "2803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222891@macro@CAN_F1R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@222972@macro@CAN_F1R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223072@macro@CAN_F1R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "2806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223172@macro@CAN_F1R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223253@macro@CAN_F1R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223353@macro@CAN_F1R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "2809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223454@macro@CAN_F1R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223535@macro@CAN_F1R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223635@macro@CAN_F1R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "2812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223736@macro@CAN_F1R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223817@macro@CAN_F1R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@223917@macro@CAN_F1R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "2815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224018@macro@CAN_F1R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224099@macro@CAN_F1R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224199@macro@CAN_F1R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "2818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224300@macro@CAN_F1R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224381@macro@CAN_F1R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224481@macro@CAN_F1R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "2821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224582@macro@CAN_F1R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224663@macro@CAN_F1R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224763@macro@CAN_F1R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "2824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224864@macro@CAN_F1R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@224945@macro@CAN_F1R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225045@macro@CAN_F1R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "2827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225146@macro@CAN_F1R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225227@macro@CAN_F1R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225327@macro@CAN_F1R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "2830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225428@macro@CAN_F1R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225509@macro@CAN_F1R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225609@macro@CAN_F1R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "2833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225710@macro@CAN_F1R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225791@macro@CAN_F1R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225891@macro@CAN_F1R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "2836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@225992@macro@CAN_F1R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226073@macro@CAN_F1R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226173@macro@CAN_F1R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "2839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226274@macro@CAN_F1R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226355@macro@CAN_F1R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226455@macro@CAN_F1R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "2842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226556@macro@CAN_F1R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226637@macro@CAN_F1R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226737@macro@CAN_F1R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "2845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226838@macro@CAN_F1R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@226919@macro@CAN_F1R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227019@macro@CAN_F1R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "2848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227120@macro@CAN_F1R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227201@macro@CAN_F1R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227301@macro@CAN_F1R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "2851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227402@macro@CAN_F1R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227483@macro@CAN_F1R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227583@macro@CAN_F1R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "2854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227684@macro@CAN_F1R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227765@macro@CAN_F1R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227865@macro@CAN_F1R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "2857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@227966@macro@CAN_F1R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228047@macro@CAN_F1R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228147@macro@CAN_F1R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "2860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228248@macro@CAN_F1R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "2861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228329@macro@CAN_F1R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "2862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228429@macro@CAN_F1R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "2863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228530@macro@CAN_F1R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "2864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228611@macro@CAN_F1R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "2865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228711@macro@CAN_F1R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "2866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228812@macro@CAN_F1R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "2867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228893@macro@CAN_F1R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "2868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@228993@macro@CAN_F1R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "2869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229094@macro@CAN_F1R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "2870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229175@macro@CAN_F1R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "2871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229275@macro@CAN_F1R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "2872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229460@macro@CAN_F2R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229541@macro@CAN_F2R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229641@macro@CAN_F2R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "2877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229741@macro@CAN_F2R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229822@macro@CAN_F2R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@229922@macro@CAN_F2R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "2880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230022@macro@CAN_F2R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230103@macro@CAN_F2R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230203@macro@CAN_F2R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "2883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230303@macro@CAN_F2R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230384@macro@CAN_F2R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230484@macro@CAN_F2R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "2886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230584@macro@CAN_F2R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230665@macro@CAN_F2R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230765@macro@CAN_F2R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "2889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230865@macro@CAN_F2R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@230946@macro@CAN_F2R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231046@macro@CAN_F2R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "2892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231146@macro@CAN_F2R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231227@macro@CAN_F2R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231327@macro@CAN_F2R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "2895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231427@macro@CAN_F2R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231508@macro@CAN_F2R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231608@macro@CAN_F2R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "2898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231708@macro@CAN_F2R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231789@macro@CAN_F2R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231889@macro@CAN_F2R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "2901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@231989@macro@CAN_F2R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "2902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232070@macro@CAN_F2R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "2903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232170@macro@CAN_F2R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "2904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232270@macro@CAN_F2R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "2905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232351@macro@CAN_F2R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "2906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232451@macro@CAN_F2R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "2907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232552@macro@CAN_F2R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "2908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232633@macro@CAN_F2R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "2909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232733@macro@CAN_F2R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "2910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232834@macro@CAN_F2R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "2911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@232915@macro@CAN_F2R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "2912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233015@macro@CAN_F2R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "2913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233116@macro@CAN_F2R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "2914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233197@macro@CAN_F2R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "2915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233297@macro@CAN_F2R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "2916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233398@macro@CAN_F2R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "2917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233479@macro@CAN_F2R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "2918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233579@macro@CAN_F2R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "2919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233680@macro@CAN_F2R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "2920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233761@macro@CAN_F2R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "2921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233861@macro@CAN_F2R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "2922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@233962@macro@CAN_F2R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "2923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234043@macro@CAN_F2R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "2924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234143@macro@CAN_F2R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "2925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234244@macro@CAN_F2R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "2926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234325@macro@CAN_F2R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "2927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234425@macro@CAN_F2R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "2928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234526@macro@CAN_F2R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "2929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234607@macro@CAN_F2R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "2930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234707@macro@CAN_F2R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "2931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234808@macro@CAN_F2R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "2932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234889@macro@CAN_F2R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "2933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@234989@macro@CAN_F2R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "2934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235090@macro@CAN_F2R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "2935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235171@macro@CAN_F2R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "2936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235271@macro@CAN_F2R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "2937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235372@macro@CAN_F2R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "2938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235453@macro@CAN_F2R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "2939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235553@macro@CAN_F2R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "2940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235654@macro@CAN_F2R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "2941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235735@macro@CAN_F2R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "2942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235835@macro@CAN_F2R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "2943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@235936@macro@CAN_F2R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "2944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236017@macro@CAN_F2R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "2945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236117@macro@CAN_F2R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "2946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236218@macro@CAN_F2R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "2947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236299@macro@CAN_F2R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "2948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236399@macro@CAN_F2R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "2949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236500@macro@CAN_F2R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "2950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236581@macro@CAN_F2R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "2951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236681@macro@CAN_F2R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "2952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236782@macro@CAN_F2R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "2953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236863@macro@CAN_F2R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "2954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@236963@macro@CAN_F2R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "2955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237064@macro@CAN_F2R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "2956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237145@macro@CAN_F2R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "2957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237245@macro@CAN_F2R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "2958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237346@macro@CAN_F2R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "2959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237427@macro@CAN_F2R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "2960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237527@macro@CAN_F2R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "2961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237628@macro@CAN_F2R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "2962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237709@macro@CAN_F2R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "2963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237809@macro@CAN_F2R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "2964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237910@macro@CAN_F2R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "2965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@237991@macro@CAN_F2R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "2966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238091@macro@CAN_F2R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "2967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238192@macro@CAN_F2R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "2968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238273@macro@CAN_F2R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "2969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238373@macro@CAN_F2R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "2970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238558@macro@CAN_F3R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "2973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238639@macro@CAN_F3R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "2974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238739@macro@CAN_F3R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "2975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238839@macro@CAN_F3R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "2976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@238920@macro@CAN_F3R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "2977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239020@macro@CAN_F3R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "2978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239120@macro@CAN_F3R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "2979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239201@macro@CAN_F3R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "2980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239301@macro@CAN_F3R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "2981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239401@macro@CAN_F3R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "2982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239482@macro@CAN_F3R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "2983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239582@macro@CAN_F3R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "2984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239682@macro@CAN_F3R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "2985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239763@macro@CAN_F3R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "2986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239863@macro@CAN_F3R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "2987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@239963@macro@CAN_F3R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "2988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240044@macro@CAN_F3R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "2989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240144@macro@CAN_F3R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "2990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240244@macro@CAN_F3R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "2991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240325@macro@CAN_F3R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "2992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240425@macro@CAN_F3R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "2993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240525@macro@CAN_F3R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "2994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240606@macro@CAN_F3R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "2995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240706@macro@CAN_F3R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "2996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240806@macro@CAN_F3R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "2997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240887@macro@CAN_F3R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "2998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@240987@macro@CAN_F3R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "2999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241087@macro@CAN_F3R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241168@macro@CAN_F3R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241268@macro@CAN_F3R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241368@macro@CAN_F3R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241449@macro@CAN_F3R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241549@macro@CAN_F3R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241650@macro@CAN_F3R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241731@macro@CAN_F3R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241831@macro@CAN_F3R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@241932@macro@CAN_F3R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242013@macro@CAN_F3R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242113@macro@CAN_F3R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242214@macro@CAN_F3R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242295@macro@CAN_F3R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242395@macro@CAN_F3R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242496@macro@CAN_F3R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242577@macro@CAN_F3R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242677@macro@CAN_F3R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242778@macro@CAN_F3R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242859@macro@CAN_F3R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@242959@macro@CAN_F3R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243060@macro@CAN_F3R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243141@macro@CAN_F3R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243241@macro@CAN_F3R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243342@macro@CAN_F3R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243423@macro@CAN_F3R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243523@macro@CAN_F3R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243624@macro@CAN_F3R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243705@macro@CAN_F3R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243805@macro@CAN_F3R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243906@macro@CAN_F3R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@243987@macro@CAN_F3R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244087@macro@CAN_F3R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244188@macro@CAN_F3R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244269@macro@CAN_F3R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244369@macro@CAN_F3R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244470@macro@CAN_F3R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244551@macro@CAN_F3R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244651@macro@CAN_F3R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244752@macro@CAN_F3R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244833@macro@CAN_F3R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@244933@macro@CAN_F3R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245034@macro@CAN_F3R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245115@macro@CAN_F3R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245215@macro@CAN_F3R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245316@macro@CAN_F3R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245397@macro@CAN_F3R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245497@macro@CAN_F3R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245598@macro@CAN_F3R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245679@macro@CAN_F3R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245779@macro@CAN_F3R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245880@macro@CAN_F3R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@245961@macro@CAN_F3R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246061@macro@CAN_F3R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246162@macro@CAN_F3R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246243@macro@CAN_F3R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246343@macro@CAN_F3R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246444@macro@CAN_F3R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246525@macro@CAN_F3R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246625@macro@CAN_F3R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246726@macro@CAN_F3R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246807@macro@CAN_F3R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@246907@macro@CAN_F3R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247008@macro@CAN_F3R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247089@macro@CAN_F3R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247189@macro@CAN_F3R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247290@macro@CAN_F3R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247371@macro@CAN_F3R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247471@macro@CAN_F3R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247656@macro@CAN_F4R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247737@macro@CAN_F4R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247837@macro@CAN_F4R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@247937@macro@CAN_F4R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248018@macro@CAN_F4R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248118@macro@CAN_F4R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248218@macro@CAN_F4R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248299@macro@CAN_F4R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248399@macro@CAN_F4R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248499@macro@CAN_F4R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248580@macro@CAN_F4R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248680@macro@CAN_F4R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248780@macro@CAN_F4R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248861@macro@CAN_F4R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@248961@macro@CAN_F4R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249061@macro@CAN_F4R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249142@macro@CAN_F4R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249242@macro@CAN_F4R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249342@macro@CAN_F4R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249423@macro@CAN_F4R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249523@macro@CAN_F4R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249623@macro@CAN_F4R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249704@macro@CAN_F4R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249804@macro@CAN_F4R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249904@macro@CAN_F4R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@249985@macro@CAN_F4R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250085@macro@CAN_F4R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250185@macro@CAN_F4R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250266@macro@CAN_F4R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250366@macro@CAN_F4R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250466@macro@CAN_F4R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250547@macro@CAN_F4R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250647@macro@CAN_F4R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250748@macro@CAN_F4R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250829@macro@CAN_F4R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@250929@macro@CAN_F4R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251030@macro@CAN_F4R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251111@macro@CAN_F4R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251211@macro@CAN_F4R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251312@macro@CAN_F4R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251393@macro@CAN_F4R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251493@macro@CAN_F4R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251594@macro@CAN_F4R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251675@macro@CAN_F4R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251775@macro@CAN_F4R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251876@macro@CAN_F4R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@251957@macro@CAN_F4R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252057@macro@CAN_F4R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252158@macro@CAN_F4R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252239@macro@CAN_F4R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252339@macro@CAN_F4R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252440@macro@CAN_F4R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252521@macro@CAN_F4R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252621@macro@CAN_F4R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252722@macro@CAN_F4R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252803@macro@CAN_F4R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@252903@macro@CAN_F4R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253004@macro@CAN_F4R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253085@macro@CAN_F4R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253185@macro@CAN_F4R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253286@macro@CAN_F4R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253367@macro@CAN_F4R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253467@macro@CAN_F4R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253568@macro@CAN_F4R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253649@macro@CAN_F4R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253749@macro@CAN_F4R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253850@macro@CAN_F4R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@253931@macro@CAN_F4R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254031@macro@CAN_F4R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254132@macro@CAN_F4R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254213@macro@CAN_F4R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254313@macro@CAN_F4R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254414@macro@CAN_F4R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254495@macro@CAN_F4R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254595@macro@CAN_F4R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254696@macro@CAN_F4R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254777@macro@CAN_F4R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254877@macro@CAN_F4R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@254978@macro@CAN_F4R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255059@macro@CAN_F4R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255159@macro@CAN_F4R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255260@macro@CAN_F4R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255341@macro@CAN_F4R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255441@macro@CAN_F4R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255542@macro@CAN_F4R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255623@macro@CAN_F4R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255723@macro@CAN_F4R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255824@macro@CAN_F4R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@255905@macro@CAN_F4R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256005@macro@CAN_F4R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256106@macro@CAN_F4R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256187@macro@CAN_F4R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256287@macro@CAN_F4R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256388@macro@CAN_F4R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256469@macro@CAN_F4R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256569@macro@CAN_F4R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256754@macro@CAN_F5R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256835@macro@CAN_F5R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@256935@macro@CAN_F5R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257035@macro@CAN_F5R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257116@macro@CAN_F5R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257216@macro@CAN_F5R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257316@macro@CAN_F5R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257397@macro@CAN_F5R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257497@macro@CAN_F5R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257597@macro@CAN_F5R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257678@macro@CAN_F5R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257778@macro@CAN_F5R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257878@macro@CAN_F5R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@257959@macro@CAN_F5R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258059@macro@CAN_F5R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258159@macro@CAN_F5R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258240@macro@CAN_F5R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258340@macro@CAN_F5R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258440@macro@CAN_F5R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258521@macro@CAN_F5R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258621@macro@CAN_F5R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258721@macro@CAN_F5R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258802@macro@CAN_F5R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@258902@macro@CAN_F5R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259002@macro@CAN_F5R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259083@macro@CAN_F5R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259183@macro@CAN_F5R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259283@macro@CAN_F5R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259364@macro@CAN_F5R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259464@macro@CAN_F5R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259564@macro@CAN_F5R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259645@macro@CAN_F5R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259745@macro@CAN_F5R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259846@macro@CAN_F5R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@259927@macro@CAN_F5R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260027@macro@CAN_F5R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260128@macro@CAN_F5R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260209@macro@CAN_F5R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260309@macro@CAN_F5R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260410@macro@CAN_F5R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260491@macro@CAN_F5R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260591@macro@CAN_F5R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260692@macro@CAN_F5R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260773@macro@CAN_F5R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260873@macro@CAN_F5R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@260974@macro@CAN_F5R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261055@macro@CAN_F5R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261155@macro@CAN_F5R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261256@macro@CAN_F5R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261337@macro@CAN_F5R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261437@macro@CAN_F5R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261538@macro@CAN_F5R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261619@macro@CAN_F5R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261719@macro@CAN_F5R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261820@macro@CAN_F5R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@261901@macro@CAN_F5R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262001@macro@CAN_F5R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262102@macro@CAN_F5R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262183@macro@CAN_F5R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262283@macro@CAN_F5R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262384@macro@CAN_F5R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262465@macro@CAN_F5R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262565@macro@CAN_F5R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262666@macro@CAN_F5R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262747@macro@CAN_F5R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262847@macro@CAN_F5R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@262948@macro@CAN_F5R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263029@macro@CAN_F5R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263129@macro@CAN_F5R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263230@macro@CAN_F5R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263311@macro@CAN_F5R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263411@macro@CAN_F5R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263512@macro@CAN_F5R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263593@macro@CAN_F5R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263693@macro@CAN_F5R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263794@macro@CAN_F5R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263875@macro@CAN_F5R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@263975@macro@CAN_F5R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264076@macro@CAN_F5R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264157@macro@CAN_F5R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264257@macro@CAN_F5R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264358@macro@CAN_F5R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264439@macro@CAN_F5R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264539@macro@CAN_F5R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264640@macro@CAN_F5R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264721@macro@CAN_F5R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264821@macro@CAN_F5R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@264922@macro@CAN_F5R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265003@macro@CAN_F5R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265103@macro@CAN_F5R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265204@macro@CAN_F5R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265285@macro@CAN_F5R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265385@macro@CAN_F5R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265486@macro@CAN_F5R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265567@macro@CAN_F5R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265667@macro@CAN_F5R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265852@macro@CAN_F6R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@265933@macro@CAN_F6R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266033@macro@CAN_F6R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266133@macro@CAN_F6R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266214@macro@CAN_F6R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266314@macro@CAN_F6R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266414@macro@CAN_F6R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266495@macro@CAN_F6R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266595@macro@CAN_F6R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266695@macro@CAN_F6R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266776@macro@CAN_F6R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266876@macro@CAN_F6R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@266976@macro@CAN_F6R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267057@macro@CAN_F6R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267157@macro@CAN_F6R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267257@macro@CAN_F6R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267338@macro@CAN_F6R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267438@macro@CAN_F6R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267538@macro@CAN_F6R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267619@macro@CAN_F6R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267719@macro@CAN_F6R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267819@macro@CAN_F6R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@267900@macro@CAN_F6R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268000@macro@CAN_F6R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268100@macro@CAN_F6R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268181@macro@CAN_F6R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268281@macro@CAN_F6R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268381@macro@CAN_F6R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268462@macro@CAN_F6R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268562@macro@CAN_F6R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268662@macro@CAN_F6R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268743@macro@CAN_F6R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268843@macro@CAN_F6R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@268944@macro@CAN_F6R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269025@macro@CAN_F6R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269125@macro@CAN_F6R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269226@macro@CAN_F6R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269307@macro@CAN_F6R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269407@macro@CAN_F6R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269508@macro@CAN_F6R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269589@macro@CAN_F6R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269689@macro@CAN_F6R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269790@macro@CAN_F6R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269871@macro@CAN_F6R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@269971@macro@CAN_F6R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270072@macro@CAN_F6R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270153@macro@CAN_F6R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270253@macro@CAN_F6R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270354@macro@CAN_F6R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270435@macro@CAN_F6R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270535@macro@CAN_F6R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270636@macro@CAN_F6R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270717@macro@CAN_F6R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270817@macro@CAN_F6R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270918@macro@CAN_F6R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@270999@macro@CAN_F6R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271099@macro@CAN_F6R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271200@macro@CAN_F6R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271281@macro@CAN_F6R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271381@macro@CAN_F6R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271482@macro@CAN_F6R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271563@macro@CAN_F6R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271663@macro@CAN_F6R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271764@macro@CAN_F6R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271845@macro@CAN_F6R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@271945@macro@CAN_F6R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272046@macro@CAN_F6R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272127@macro@CAN_F6R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272227@macro@CAN_F6R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272328@macro@CAN_F6R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272409@macro@CAN_F6R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272509@macro@CAN_F6R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272610@macro@CAN_F6R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272691@macro@CAN_F6R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272791@macro@CAN_F6R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272892@macro@CAN_F6R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@272973@macro@CAN_F6R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273073@macro@CAN_F6R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273174@macro@CAN_F6R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273255@macro@CAN_F6R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273355@macro@CAN_F6R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273456@macro@CAN_F6R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273537@macro@CAN_F6R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273637@macro@CAN_F6R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273738@macro@CAN_F6R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273819@macro@CAN_F6R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@273919@macro@CAN_F6R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274020@macro@CAN_F6R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274101@macro@CAN_F6R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274201@macro@CAN_F6R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274302@macro@CAN_F6R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274383@macro@CAN_F6R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274483@macro@CAN_F6R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274584@macro@CAN_F6R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274665@macro@CAN_F6R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274765@macro@CAN_F6R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@274950@macro@CAN_F7R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275031@macro@CAN_F7R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275131@macro@CAN_F7R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275231@macro@CAN_F7R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275312@macro@CAN_F7R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275412@macro@CAN_F7R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275512@macro@CAN_F7R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275593@macro@CAN_F7R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275693@macro@CAN_F7R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275793@macro@CAN_F7R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275874@macro@CAN_F7R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@275974@macro@CAN_F7R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276074@macro@CAN_F7R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276155@macro@CAN_F7R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276255@macro@CAN_F7R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276355@macro@CAN_F7R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276436@macro@CAN_F7R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276536@macro@CAN_F7R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276636@macro@CAN_F7R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276717@macro@CAN_F7R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276817@macro@CAN_F7R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276917@macro@CAN_F7R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@276998@macro@CAN_F7R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277098@macro@CAN_F7R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277198@macro@CAN_F7R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277279@macro@CAN_F7R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277379@macro@CAN_F7R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277479@macro@CAN_F7R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277560@macro@CAN_F7R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277660@macro@CAN_F7R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277760@macro@CAN_F7R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277841@macro@CAN_F7R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@277941@macro@CAN_F7R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278042@macro@CAN_F7R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278123@macro@CAN_F7R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278223@macro@CAN_F7R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278324@macro@CAN_F7R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278405@macro@CAN_F7R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278505@macro@CAN_F7R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278606@macro@CAN_F7R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278687@macro@CAN_F7R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278787@macro@CAN_F7R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278888@macro@CAN_F7R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@278969@macro@CAN_F7R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279069@macro@CAN_F7R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279170@macro@CAN_F7R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279251@macro@CAN_F7R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279351@macro@CAN_F7R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279452@macro@CAN_F7R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279533@macro@CAN_F7R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279633@macro@CAN_F7R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279734@macro@CAN_F7R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279815@macro@CAN_F7R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@279915@macro@CAN_F7R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280016@macro@CAN_F7R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280097@macro@CAN_F7R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280197@macro@CAN_F7R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280298@macro@CAN_F7R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280379@macro@CAN_F7R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280479@macro@CAN_F7R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280580@macro@CAN_F7R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280661@macro@CAN_F7R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280761@macro@CAN_F7R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280862@macro@CAN_F7R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@280943@macro@CAN_F7R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281043@macro@CAN_F7R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281144@macro@CAN_F7R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281225@macro@CAN_F7R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281325@macro@CAN_F7R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281426@macro@CAN_F7R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281507@macro@CAN_F7R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281607@macro@CAN_F7R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281708@macro@CAN_F7R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281789@macro@CAN_F7R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281889@macro@CAN_F7R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@281990@macro@CAN_F7R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282071@macro@CAN_F7R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282171@macro@CAN_F7R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282272@macro@CAN_F7R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282353@macro@CAN_F7R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282453@macro@CAN_F7R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282554@macro@CAN_F7R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282635@macro@CAN_F7R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282735@macro@CAN_F7R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282836@macro@CAN_F7R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@282917@macro@CAN_F7R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283017@macro@CAN_F7R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283118@macro@CAN_F7R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283199@macro@CAN_F7R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283299@macro@CAN_F7R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283400@macro@CAN_F7R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283481@macro@CAN_F7R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283581@macro@CAN_F7R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283682@macro@CAN_F7R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283763@macro@CAN_F7R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@283863@macro@CAN_F7R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284048@macro@CAN_F8R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284129@macro@CAN_F8R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284229@macro@CAN_F8R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284329@macro@CAN_F8R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284410@macro@CAN_F8R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284510@macro@CAN_F8R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284610@macro@CAN_F8R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284691@macro@CAN_F8R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284791@macro@CAN_F8R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284891@macro@CAN_F8R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@284972@macro@CAN_F8R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285072@macro@CAN_F8R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285172@macro@CAN_F8R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285253@macro@CAN_F8R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285353@macro@CAN_F8R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285453@macro@CAN_F8R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285534@macro@CAN_F8R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285634@macro@CAN_F8R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285734@macro@CAN_F8R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285815@macro@CAN_F8R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@285915@macro@CAN_F8R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286015@macro@CAN_F8R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286096@macro@CAN_F8R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286196@macro@CAN_F8R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286296@macro@CAN_F8R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286377@macro@CAN_F8R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286477@macro@CAN_F8R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286577@macro@CAN_F8R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286658@macro@CAN_F8R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286758@macro@CAN_F8R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286858@macro@CAN_F8R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@286939@macro@CAN_F8R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287039@macro@CAN_F8R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287140@macro@CAN_F8R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287221@macro@CAN_F8R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287321@macro@CAN_F8R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287422@macro@CAN_F8R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287503@macro@CAN_F8R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287603@macro@CAN_F8R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287704@macro@CAN_F8R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287785@macro@CAN_F8R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287885@macro@CAN_F8R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@287986@macro@CAN_F8R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288067@macro@CAN_F8R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288167@macro@CAN_F8R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288268@macro@CAN_F8R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288349@macro@CAN_F8R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288449@macro@CAN_F8R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288550@macro@CAN_F8R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288631@macro@CAN_F8R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288731@macro@CAN_F8R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288832@macro@CAN_F8R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@288913@macro@CAN_F8R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289013@macro@CAN_F8R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289114@macro@CAN_F8R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289195@macro@CAN_F8R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289295@macro@CAN_F8R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289396@macro@CAN_F8R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289477@macro@CAN_F8R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289577@macro@CAN_F8R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289678@macro@CAN_F8R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289759@macro@CAN_F8R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289859@macro@CAN_F8R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@289960@macro@CAN_F8R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290041@macro@CAN_F8R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290141@macro@CAN_F8R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290242@macro@CAN_F8R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290323@macro@CAN_F8R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290423@macro@CAN_F8R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290524@macro@CAN_F8R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290605@macro@CAN_F8R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290705@macro@CAN_F8R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290806@macro@CAN_F8R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290887@macro@CAN_F8R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@290987@macro@CAN_F8R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291088@macro@CAN_F8R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291169@macro@CAN_F8R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291269@macro@CAN_F8R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291370@macro@CAN_F8R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291451@macro@CAN_F8R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291551@macro@CAN_F8R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291652@macro@CAN_F8R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291733@macro@CAN_F8R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291833@macro@CAN_F8R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@291934@macro@CAN_F8R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292015@macro@CAN_F8R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292115@macro@CAN_F8R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292216@macro@CAN_F8R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292297@macro@CAN_F8R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292397@macro@CAN_F8R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292498@macro@CAN_F8R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292579@macro@CAN_F8R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292679@macro@CAN_F8R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292780@macro@CAN_F8R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292861@macro@CAN_F8R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@292961@macro@CAN_F8R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293146@macro@CAN_F9R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293227@macro@CAN_F9R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293327@macro@CAN_F9R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293427@macro@CAN_F9R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293508@macro@CAN_F9R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293608@macro@CAN_F9R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293708@macro@CAN_F9R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293789@macro@CAN_F9R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293889@macro@CAN_F9R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@293989@macro@CAN_F9R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294070@macro@CAN_F9R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294170@macro@CAN_F9R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294270@macro@CAN_F9R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294351@macro@CAN_F9R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294451@macro@CAN_F9R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294551@macro@CAN_F9R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294632@macro@CAN_F9R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294732@macro@CAN_F9R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294832@macro@CAN_F9R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@294913@macro@CAN_F9R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295013@macro@CAN_F9R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295113@macro@CAN_F9R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295194@macro@CAN_F9R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295294@macro@CAN_F9R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295394@macro@CAN_F9R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295475@macro@CAN_F9R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295575@macro@CAN_F9R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295675@macro@CAN_F9R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295756@macro@CAN_F9R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295856@macro@CAN_F9R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@295956@macro@CAN_F9R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296037@macro@CAN_F9R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296137@macro@CAN_F9R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296238@macro@CAN_F9R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296319@macro@CAN_F9R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296419@macro@CAN_F9R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296520@macro@CAN_F9R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296601@macro@CAN_F9R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296701@macro@CAN_F9R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296802@macro@CAN_F9R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296883@macro@CAN_F9R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@296983@macro@CAN_F9R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297084@macro@CAN_F9R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297165@macro@CAN_F9R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297265@macro@CAN_F9R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297366@macro@CAN_F9R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297447@macro@CAN_F9R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297547@macro@CAN_F9R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297648@macro@CAN_F9R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297729@macro@CAN_F9R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297829@macro@CAN_F9R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@297930@macro@CAN_F9R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298011@macro@CAN_F9R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298111@macro@CAN_F9R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298212@macro@CAN_F9R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298293@macro@CAN_F9R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298393@macro@CAN_F9R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298494@macro@CAN_F9R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298575@macro@CAN_F9R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298675@macro@CAN_F9R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298776@macro@CAN_F9R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298857@macro@CAN_F9R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@298957@macro@CAN_F9R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299058@macro@CAN_F9R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299139@macro@CAN_F9R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299239@macro@CAN_F9R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299340@macro@CAN_F9R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299421@macro@CAN_F9R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299521@macro@CAN_F9R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299622@macro@CAN_F9R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299703@macro@CAN_F9R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299803@macro@CAN_F9R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299904@macro@CAN_F9R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@299985@macro@CAN_F9R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300085@macro@CAN_F9R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300186@macro@CAN_F9R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300267@macro@CAN_F9R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300367@macro@CAN_F9R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300468@macro@CAN_F9R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300549@macro@CAN_F9R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300649@macro@CAN_F9R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300750@macro@CAN_F9R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300831@macro@CAN_F9R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@300931@macro@CAN_F9R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301032@macro@CAN_F9R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301113@macro@CAN_F9R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301213@macro@CAN_F9R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301314@macro@CAN_F9R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301395@macro@CAN_F9R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301495@macro@CAN_F9R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301596@macro@CAN_F9R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301677@macro@CAN_F9R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301777@macro@CAN_F9R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301878@macro@CAN_F9R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@301959@macro@CAN_F9R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302059@macro@CAN_F9R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302244@macro@CAN_F10R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302325@macro@CAN_F10R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302425@macro@CAN_F10R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302525@macro@CAN_F10R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302606@macro@CAN_F10R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302706@macro@CAN_F10R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302806@macro@CAN_F10R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302887@macro@CAN_F10R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@302987@macro@CAN_F10R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303087@macro@CAN_F10R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303168@macro@CAN_F10R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303268@macro@CAN_F10R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303368@macro@CAN_F10R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303449@macro@CAN_F10R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303549@macro@CAN_F10R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303649@macro@CAN_F10R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303730@macro@CAN_F10R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303830@macro@CAN_F10R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@303930@macro@CAN_F10R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304011@macro@CAN_F10R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304111@macro@CAN_F10R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304211@macro@CAN_F10R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304292@macro@CAN_F10R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304392@macro@CAN_F10R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304492@macro@CAN_F10R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304573@macro@CAN_F10R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304673@macro@CAN_F10R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304773@macro@CAN_F10R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304854@macro@CAN_F10R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@304954@macro@CAN_F10R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305054@macro@CAN_F10R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305135@macro@CAN_F10R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305235@macro@CAN_F10R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305336@macro@CAN_F10R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305417@macro@CAN_F10R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305517@macro@CAN_F10R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305618@macro@CAN_F10R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305699@macro@CAN_F10R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305799@macro@CAN_F10R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305900@macro@CAN_F10R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@305981@macro@CAN_F10R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306081@macro@CAN_F10R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306182@macro@CAN_F10R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306263@macro@CAN_F10R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306363@macro@CAN_F10R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306464@macro@CAN_F10R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306545@macro@CAN_F10R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306645@macro@CAN_F10R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306746@macro@CAN_F10R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306827@macro@CAN_F10R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@306927@macro@CAN_F10R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307028@macro@CAN_F10R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307109@macro@CAN_F10R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307209@macro@CAN_F10R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307310@macro@CAN_F10R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307391@macro@CAN_F10R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307491@macro@CAN_F10R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307592@macro@CAN_F10R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307673@macro@CAN_F10R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307773@macro@CAN_F10R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307874@macro@CAN_F10R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@307955@macro@CAN_F10R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308055@macro@CAN_F10R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308156@macro@CAN_F10R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308237@macro@CAN_F10R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308337@macro@CAN_F10R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308438@macro@CAN_F10R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308519@macro@CAN_F10R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308619@macro@CAN_F10R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308720@macro@CAN_F10R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308801@macro@CAN_F10R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@308901@macro@CAN_F10R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309002@macro@CAN_F10R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309083@macro@CAN_F10R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309183@macro@CAN_F10R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309284@macro@CAN_F10R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309365@macro@CAN_F10R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309465@macro@CAN_F10R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309566@macro@CAN_F10R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309647@macro@CAN_F10R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309747@macro@CAN_F10R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309848@macro@CAN_F10R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@309929@macro@CAN_F10R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310029@macro@CAN_F10R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310130@macro@CAN_F10R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310211@macro@CAN_F10R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310311@macro@CAN_F10R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310412@macro@CAN_F10R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310493@macro@CAN_F10R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310593@macro@CAN_F10R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310694@macro@CAN_F10R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310775@macro@CAN_F10R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310875@macro@CAN_F10R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@310976@macro@CAN_F10R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311057@macro@CAN_F10R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311157@macro@CAN_F10R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311342@macro@CAN_F11R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311423@macro@CAN_F11R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311523@macro@CAN_F11R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311623@macro@CAN_F11R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311704@macro@CAN_F11R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311804@macro@CAN_F11R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311904@macro@CAN_F11R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@311985@macro@CAN_F11R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312085@macro@CAN_F11R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312185@macro@CAN_F11R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312266@macro@CAN_F11R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312366@macro@CAN_F11R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312466@macro@CAN_F11R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312547@macro@CAN_F11R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312647@macro@CAN_F11R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312747@macro@CAN_F11R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312828@macro@CAN_F11R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@312928@macro@CAN_F11R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313028@macro@CAN_F11R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313109@macro@CAN_F11R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313209@macro@CAN_F11R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313309@macro@CAN_F11R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313390@macro@CAN_F11R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313490@macro@CAN_F11R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313590@macro@CAN_F11R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313671@macro@CAN_F11R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313771@macro@CAN_F11R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313871@macro@CAN_F11R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@313952@macro@CAN_F11R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314052@macro@CAN_F11R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314152@macro@CAN_F11R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314233@macro@CAN_F11R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314333@macro@CAN_F11R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314434@macro@CAN_F11R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314515@macro@CAN_F11R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314615@macro@CAN_F11R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314716@macro@CAN_F11R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314797@macro@CAN_F11R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314897@macro@CAN_F11R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@314998@macro@CAN_F11R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315079@macro@CAN_F11R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315179@macro@CAN_F11R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315280@macro@CAN_F11R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315361@macro@CAN_F11R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315461@macro@CAN_F11R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315562@macro@CAN_F11R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315643@macro@CAN_F11R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315743@macro@CAN_F11R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315844@macro@CAN_F11R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@315925@macro@CAN_F11R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316025@macro@CAN_F11R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316126@macro@CAN_F11R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316207@macro@CAN_F11R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316307@macro@CAN_F11R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316408@macro@CAN_F11R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316489@macro@CAN_F11R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316589@macro@CAN_F11R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316690@macro@CAN_F11R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316771@macro@CAN_F11R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316871@macro@CAN_F11R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@316972@macro@CAN_F11R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317053@macro@CAN_F11R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317153@macro@CAN_F11R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317254@macro@CAN_F11R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317335@macro@CAN_F11R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317435@macro@CAN_F11R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317536@macro@CAN_F11R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317617@macro@CAN_F11R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317717@macro@CAN_F11R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317818@macro@CAN_F11R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317899@macro@CAN_F11R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@317999@macro@CAN_F11R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318100@macro@CAN_F11R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318181@macro@CAN_F11R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318281@macro@CAN_F11R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318382@macro@CAN_F11R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318463@macro@CAN_F11R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318563@macro@CAN_F11R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318664@macro@CAN_F11R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318745@macro@CAN_F11R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318845@macro@CAN_F11R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@318946@macro@CAN_F11R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319027@macro@CAN_F11R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319127@macro@CAN_F11R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319228@macro@CAN_F11R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319309@macro@CAN_F11R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319409@macro@CAN_F11R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319510@macro@CAN_F11R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319591@macro@CAN_F11R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319691@macro@CAN_F11R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319792@macro@CAN_F11R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319873@macro@CAN_F11R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@319973@macro@CAN_F11R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320074@macro@CAN_F11R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320155@macro@CAN_F11R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320255@macro@CAN_F11R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320440@macro@CAN_F12R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320521@macro@CAN_F12R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320621@macro@CAN_F12R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320721@macro@CAN_F12R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320802@macro@CAN_F12R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@320902@macro@CAN_F12R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321002@macro@CAN_F12R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321083@macro@CAN_F12R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321183@macro@CAN_F12R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321283@macro@CAN_F12R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321364@macro@CAN_F12R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321464@macro@CAN_F12R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321564@macro@CAN_F12R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321645@macro@CAN_F12R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321745@macro@CAN_F12R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321845@macro@CAN_F12R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@321926@macro@CAN_F12R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322026@macro@CAN_F12R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322126@macro@CAN_F12R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322207@macro@CAN_F12R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322307@macro@CAN_F12R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322407@macro@CAN_F12R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322488@macro@CAN_F12R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322588@macro@CAN_F12R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322688@macro@CAN_F12R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322769@macro@CAN_F12R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322869@macro@CAN_F12R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@322969@macro@CAN_F12R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323050@macro@CAN_F12R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323150@macro@CAN_F12R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323250@macro@CAN_F12R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323331@macro@CAN_F12R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323431@macro@CAN_F12R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323532@macro@CAN_F12R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323613@macro@CAN_F12R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323713@macro@CAN_F12R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323814@macro@CAN_F12R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323895@macro@CAN_F12R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@323995@macro@CAN_F12R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324096@macro@CAN_F12R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324177@macro@CAN_F12R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324277@macro@CAN_F12R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324378@macro@CAN_F12R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324459@macro@CAN_F12R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324559@macro@CAN_F12R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324660@macro@CAN_F12R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324741@macro@CAN_F12R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324841@macro@CAN_F12R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "3902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@324942@macro@CAN_F12R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "3903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325023@macro@CAN_F12R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "3904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325123@macro@CAN_F12R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "3905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325224@macro@CAN_F12R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "3906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325305@macro@CAN_F12R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "3907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325405@macro@CAN_F12R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "3908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325506@macro@CAN_F12R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "3909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325587@macro@CAN_F12R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "3910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325687@macro@CAN_F12R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "3911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325788@macro@CAN_F12R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "3912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325869@macro@CAN_F12R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "3913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@325969@macro@CAN_F12R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "3914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326070@macro@CAN_F12R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "3915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326151@macro@CAN_F12R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "3916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326251@macro@CAN_F12R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "3917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326352@macro@CAN_F12R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "3918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326433@macro@CAN_F12R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "3919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326533@macro@CAN_F12R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "3920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326634@macro@CAN_F12R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "3921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326715@macro@CAN_F12R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "3922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326815@macro@CAN_F12R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "3923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326916@macro@CAN_F12R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "3924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@326997@macro@CAN_F12R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "3925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327097@macro@CAN_F12R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "3926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327198@macro@CAN_F12R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "3927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327279@macro@CAN_F12R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "3928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327379@macro@CAN_F12R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "3929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327480@macro@CAN_F12R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "3930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327561@macro@CAN_F12R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "3931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327661@macro@CAN_F12R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "3932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327762@macro@CAN_F12R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "3933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327843@macro@CAN_F12R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "3934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@327943@macro@CAN_F12R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "3935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328044@macro@CAN_F12R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "3936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328125@macro@CAN_F12R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "3937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328225@macro@CAN_F12R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "3938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328326@macro@CAN_F12R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "3939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328407@macro@CAN_F12R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "3940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328507@macro@CAN_F12R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "3941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328608@macro@CAN_F12R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "3942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328689@macro@CAN_F12R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "3943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328789@macro@CAN_F12R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "3944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328890@macro@CAN_F12R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "3945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@328971@macro@CAN_F12R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "3946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329071@macro@CAN_F12R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "3947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329172@macro@CAN_F12R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "3948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329253@macro@CAN_F12R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "3949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329353@macro@CAN_F12R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "3950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329538@macro@CAN_F13R1_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "3953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329619@macro@CAN_F13R1_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "3954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329719@macro@CAN_F13R1_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB0",
+ "location": {
+ "column": "9",
+ "line": "3955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329819@macro@CAN_F13R1_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "3956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@329900@macro@CAN_F13R1_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "3957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330000@macro@CAN_F13R1_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB1",
+ "location": {
+ "column": "9",
+ "line": "3958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330100@macro@CAN_F13R1_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "3959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330181@macro@CAN_F13R1_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "3960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330281@macro@CAN_F13R1_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB2",
+ "location": {
+ "column": "9",
+ "line": "3961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330381@macro@CAN_F13R1_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "3962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330462@macro@CAN_F13R1_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "3963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330562@macro@CAN_F13R1_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB3",
+ "location": {
+ "column": "9",
+ "line": "3964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330662@macro@CAN_F13R1_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "3965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330743@macro@CAN_F13R1_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "3966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330843@macro@CAN_F13R1_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB4",
+ "location": {
+ "column": "9",
+ "line": "3967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@330943@macro@CAN_F13R1_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "3968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331024@macro@CAN_F13R1_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "3969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331124@macro@CAN_F13R1_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB5",
+ "location": {
+ "column": "9",
+ "line": "3970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331224@macro@CAN_F13R1_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "3971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331305@macro@CAN_F13R1_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "3972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331405@macro@CAN_F13R1_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB6",
+ "location": {
+ "column": "9",
+ "line": "3973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331505@macro@CAN_F13R1_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "3974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331586@macro@CAN_F13R1_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "3975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331686@macro@CAN_F13R1_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB7",
+ "location": {
+ "column": "9",
+ "line": "3976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331786@macro@CAN_F13R1_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "3977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331867@macro@CAN_F13R1_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "3978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@331967@macro@CAN_F13R1_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB8",
+ "location": {
+ "column": "9",
+ "line": "3979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332067@macro@CAN_F13R1_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "3980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332148@macro@CAN_F13R1_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "3981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332248@macro@CAN_F13R1_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB9",
+ "location": {
+ "column": "9",
+ "line": "3982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332348@macro@CAN_F13R1_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "3983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332429@macro@CAN_F13R1_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "3984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332529@macro@CAN_F13R1_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB10",
+ "location": {
+ "column": "9",
+ "line": "3985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332630@macro@CAN_F13R1_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "3986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332711@macro@CAN_F13R1_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "3987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332811@macro@CAN_F13R1_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB11",
+ "location": {
+ "column": "9",
+ "line": "3988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332912@macro@CAN_F13R1_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "3989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@332993@macro@CAN_F13R1_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "3990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333093@macro@CAN_F13R1_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB12",
+ "location": {
+ "column": "9",
+ "line": "3991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333194@macro@CAN_F13R1_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "3992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333275@macro@CAN_F13R1_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "3993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333375@macro@CAN_F13R1_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB13",
+ "location": {
+ "column": "9",
+ "line": "3994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333476@macro@CAN_F13R1_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "3995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333557@macro@CAN_F13R1_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "3996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333657@macro@CAN_F13R1_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB14",
+ "location": {
+ "column": "9",
+ "line": "3997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333758@macro@CAN_F13R1_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "3998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333839@macro@CAN_F13R1_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "3999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@333939@macro@CAN_F13R1_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB15",
+ "location": {
+ "column": "9",
+ "line": "4000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334040@macro@CAN_F13R1_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334121@macro@CAN_F13R1_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334221@macro@CAN_F13R1_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB16",
+ "location": {
+ "column": "9",
+ "line": "4003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334322@macro@CAN_F13R1_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334403@macro@CAN_F13R1_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334503@macro@CAN_F13R1_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB17",
+ "location": {
+ "column": "9",
+ "line": "4006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334604@macro@CAN_F13R1_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334685@macro@CAN_F13R1_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334785@macro@CAN_F13R1_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB18",
+ "location": {
+ "column": "9",
+ "line": "4009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334886@macro@CAN_F13R1_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@334967@macro@CAN_F13R1_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335067@macro@CAN_F13R1_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB19",
+ "location": {
+ "column": "9",
+ "line": "4012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335168@macro@CAN_F13R1_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335249@macro@CAN_F13R1_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335349@macro@CAN_F13R1_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB20",
+ "location": {
+ "column": "9",
+ "line": "4015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335450@macro@CAN_F13R1_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335531@macro@CAN_F13R1_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335631@macro@CAN_F13R1_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB21",
+ "location": {
+ "column": "9",
+ "line": "4018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335732@macro@CAN_F13R1_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335813@macro@CAN_F13R1_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@335913@macro@CAN_F13R1_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB22",
+ "location": {
+ "column": "9",
+ "line": "4021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336014@macro@CAN_F13R1_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336095@macro@CAN_F13R1_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336195@macro@CAN_F13R1_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB23",
+ "location": {
+ "column": "9",
+ "line": "4024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336296@macro@CAN_F13R1_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336377@macro@CAN_F13R1_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336477@macro@CAN_F13R1_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB24",
+ "location": {
+ "column": "9",
+ "line": "4027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336578@macro@CAN_F13R1_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336659@macro@CAN_F13R1_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336759@macro@CAN_F13R1_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB25",
+ "location": {
+ "column": "9",
+ "line": "4030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336860@macro@CAN_F13R1_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@336941@macro@CAN_F13R1_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337041@macro@CAN_F13R1_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB26",
+ "location": {
+ "column": "9",
+ "line": "4033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337142@macro@CAN_F13R1_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337223@macro@CAN_F13R1_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337323@macro@CAN_F13R1_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB27",
+ "location": {
+ "column": "9",
+ "line": "4036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337424@macro@CAN_F13R1_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337505@macro@CAN_F13R1_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337605@macro@CAN_F13R1_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB28",
+ "location": {
+ "column": "9",
+ "line": "4039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337706@macro@CAN_F13R1_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337787@macro@CAN_F13R1_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337887@macro@CAN_F13R1_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB29",
+ "location": {
+ "column": "9",
+ "line": "4042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@337988@macro@CAN_F13R1_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338069@macro@CAN_F13R1_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338169@macro@CAN_F13R1_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB30",
+ "location": {
+ "column": "9",
+ "line": "4045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338270@macro@CAN_F13R1_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338351@macro@CAN_F13R1_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338451@macro@CAN_F13R1_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R1_FB31",
+ "location": {
+ "column": "9",
+ "line": "4048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R1_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338636@macro@CAN_F0R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338717@macro@CAN_F0R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338817@macro@CAN_F0R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338917@macro@CAN_F0R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@338998@macro@CAN_F0R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339098@macro@CAN_F0R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339198@macro@CAN_F0R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339279@macro@CAN_F0R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339379@macro@CAN_F0R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339479@macro@CAN_F0R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339560@macro@CAN_F0R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339660@macro@CAN_F0R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339760@macro@CAN_F0R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339841@macro@CAN_F0R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@339941@macro@CAN_F0R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340041@macro@CAN_F0R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340122@macro@CAN_F0R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340222@macro@CAN_F0R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340322@macro@CAN_F0R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340403@macro@CAN_F0R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340503@macro@CAN_F0R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340603@macro@CAN_F0R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340684@macro@CAN_F0R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340784@macro@CAN_F0R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340884@macro@CAN_F0R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@340965@macro@CAN_F0R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341065@macro@CAN_F0R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341165@macro@CAN_F0R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341246@macro@CAN_F0R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341346@macro@CAN_F0R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341446@macro@CAN_F0R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341527@macro@CAN_F0R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341627@macro@CAN_F0R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341728@macro@CAN_F0R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341809@macro@CAN_F0R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@341909@macro@CAN_F0R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342010@macro@CAN_F0R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342091@macro@CAN_F0R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342191@macro@CAN_F0R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342292@macro@CAN_F0R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342373@macro@CAN_F0R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342473@macro@CAN_F0R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342574@macro@CAN_F0R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342655@macro@CAN_F0R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342755@macro@CAN_F0R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342856@macro@CAN_F0R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@342937@macro@CAN_F0R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343037@macro@CAN_F0R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343138@macro@CAN_F0R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343219@macro@CAN_F0R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343319@macro@CAN_F0R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343420@macro@CAN_F0R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343501@macro@CAN_F0R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343601@macro@CAN_F0R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343702@macro@CAN_F0R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343783@macro@CAN_F0R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343883@macro@CAN_F0R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@343984@macro@CAN_F0R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344065@macro@CAN_F0R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344165@macro@CAN_F0R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344266@macro@CAN_F0R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344347@macro@CAN_F0R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344447@macro@CAN_F0R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344548@macro@CAN_F0R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344629@macro@CAN_F0R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344729@macro@CAN_F0R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344830@macro@CAN_F0R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@344911@macro@CAN_F0R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345011@macro@CAN_F0R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345112@macro@CAN_F0R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345193@macro@CAN_F0R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345293@macro@CAN_F0R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345394@macro@CAN_F0R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345475@macro@CAN_F0R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345575@macro@CAN_F0R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345676@macro@CAN_F0R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345757@macro@CAN_F0R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345857@macro@CAN_F0R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@345958@macro@CAN_F0R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346039@macro@CAN_F0R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346139@macro@CAN_F0R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346240@macro@CAN_F0R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346321@macro@CAN_F0R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346421@macro@CAN_F0R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346522@macro@CAN_F0R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346603@macro@CAN_F0R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346703@macro@CAN_F0R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346804@macro@CAN_F0R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346885@macro@CAN_F0R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@346985@macro@CAN_F0R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347086@macro@CAN_F0R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347167@macro@CAN_F0R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347267@macro@CAN_F0R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347368@macro@CAN_F0R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347449@macro@CAN_F0R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347549@macro@CAN_F0R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F0R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F0R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347734@macro@CAN_F1R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347815@macro@CAN_F1R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@347915@macro@CAN_F1R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348015@macro@CAN_F1R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348096@macro@CAN_F1R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348196@macro@CAN_F1R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348296@macro@CAN_F1R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348377@macro@CAN_F1R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348477@macro@CAN_F1R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348577@macro@CAN_F1R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348658@macro@CAN_F1R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348758@macro@CAN_F1R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348858@macro@CAN_F1R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@348939@macro@CAN_F1R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349039@macro@CAN_F1R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349139@macro@CAN_F1R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349220@macro@CAN_F1R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349320@macro@CAN_F1R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349420@macro@CAN_F1R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349501@macro@CAN_F1R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349601@macro@CAN_F1R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349701@macro@CAN_F1R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349782@macro@CAN_F1R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349882@macro@CAN_F1R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@349982@macro@CAN_F1R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350063@macro@CAN_F1R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350163@macro@CAN_F1R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350263@macro@CAN_F1R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350344@macro@CAN_F1R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350444@macro@CAN_F1R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350544@macro@CAN_F1R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350625@macro@CAN_F1R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350725@macro@CAN_F1R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350826@macro@CAN_F1R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@350907@macro@CAN_F1R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351007@macro@CAN_F1R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351108@macro@CAN_F1R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351189@macro@CAN_F1R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351289@macro@CAN_F1R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351390@macro@CAN_F1R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351471@macro@CAN_F1R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351571@macro@CAN_F1R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351672@macro@CAN_F1R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351753@macro@CAN_F1R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351853@macro@CAN_F1R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@351954@macro@CAN_F1R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352035@macro@CAN_F1R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352135@macro@CAN_F1R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352236@macro@CAN_F1R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352317@macro@CAN_F1R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352417@macro@CAN_F1R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352518@macro@CAN_F1R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352599@macro@CAN_F1R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352699@macro@CAN_F1R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352800@macro@CAN_F1R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352881@macro@CAN_F1R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@352981@macro@CAN_F1R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353082@macro@CAN_F1R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353163@macro@CAN_F1R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353263@macro@CAN_F1R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353364@macro@CAN_F1R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353445@macro@CAN_F1R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353545@macro@CAN_F1R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353646@macro@CAN_F1R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353727@macro@CAN_F1R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353827@macro@CAN_F1R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@353928@macro@CAN_F1R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354009@macro@CAN_F1R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354109@macro@CAN_F1R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354210@macro@CAN_F1R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354291@macro@CAN_F1R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354391@macro@CAN_F1R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354492@macro@CAN_F1R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354573@macro@CAN_F1R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354673@macro@CAN_F1R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354774@macro@CAN_F1R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354855@macro@CAN_F1R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@354955@macro@CAN_F1R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355056@macro@CAN_F1R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355137@macro@CAN_F1R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355237@macro@CAN_F1R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355338@macro@CAN_F1R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355419@macro@CAN_F1R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355519@macro@CAN_F1R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355620@macro@CAN_F1R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355701@macro@CAN_F1R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355801@macro@CAN_F1R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355902@macro@CAN_F1R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@355983@macro@CAN_F1R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356083@macro@CAN_F1R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356184@macro@CAN_F1R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356265@macro@CAN_F1R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356365@macro@CAN_F1R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356466@macro@CAN_F1R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356547@macro@CAN_F1R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356647@macro@CAN_F1R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F1R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F1R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356832@macro@CAN_F2R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@356913@macro@CAN_F2R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357013@macro@CAN_F2R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357113@macro@CAN_F2R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357194@macro@CAN_F2R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357294@macro@CAN_F2R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357394@macro@CAN_F2R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357475@macro@CAN_F2R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357575@macro@CAN_F2R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357675@macro@CAN_F2R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357756@macro@CAN_F2R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357856@macro@CAN_F2R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@357956@macro@CAN_F2R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358037@macro@CAN_F2R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358137@macro@CAN_F2R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358237@macro@CAN_F2R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358318@macro@CAN_F2R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358418@macro@CAN_F2R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358518@macro@CAN_F2R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358599@macro@CAN_F2R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358699@macro@CAN_F2R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358799@macro@CAN_F2R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358880@macro@CAN_F2R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@358980@macro@CAN_F2R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359080@macro@CAN_F2R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359161@macro@CAN_F2R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359261@macro@CAN_F2R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359361@macro@CAN_F2R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359442@macro@CAN_F2R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359542@macro@CAN_F2R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359642@macro@CAN_F2R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359723@macro@CAN_F2R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359823@macro@CAN_F2R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@359924@macro@CAN_F2R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360005@macro@CAN_F2R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360105@macro@CAN_F2R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360206@macro@CAN_F2R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360287@macro@CAN_F2R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360387@macro@CAN_F2R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360488@macro@CAN_F2R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360569@macro@CAN_F2R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360669@macro@CAN_F2R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360770@macro@CAN_F2R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360851@macro@CAN_F2R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@360951@macro@CAN_F2R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361052@macro@CAN_F2R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361133@macro@CAN_F2R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361233@macro@CAN_F2R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361334@macro@CAN_F2R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361415@macro@CAN_F2R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361515@macro@CAN_F2R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361616@macro@CAN_F2R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361697@macro@CAN_F2R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361797@macro@CAN_F2R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361898@macro@CAN_F2R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@361979@macro@CAN_F2R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362079@macro@CAN_F2R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362180@macro@CAN_F2R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362261@macro@CAN_F2R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362361@macro@CAN_F2R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362462@macro@CAN_F2R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362543@macro@CAN_F2R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362643@macro@CAN_F2R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362744@macro@CAN_F2R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362825@macro@CAN_F2R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@362925@macro@CAN_F2R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363026@macro@CAN_F2R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363107@macro@CAN_F2R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363207@macro@CAN_F2R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363308@macro@CAN_F2R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363389@macro@CAN_F2R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363489@macro@CAN_F2R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363590@macro@CAN_F2R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363671@macro@CAN_F2R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363771@macro@CAN_F2R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363872@macro@CAN_F2R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@363953@macro@CAN_F2R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364053@macro@CAN_F2R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364154@macro@CAN_F2R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364235@macro@CAN_F2R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364335@macro@CAN_F2R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364436@macro@CAN_F2R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364517@macro@CAN_F2R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364617@macro@CAN_F2R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364718@macro@CAN_F2R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364799@macro@CAN_F2R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@364899@macro@CAN_F2R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365000@macro@CAN_F2R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365081@macro@CAN_F2R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365181@macro@CAN_F2R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365282@macro@CAN_F2R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365363@macro@CAN_F2R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365463@macro@CAN_F2R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365564@macro@CAN_F2R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365645@macro@CAN_F2R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365745@macro@CAN_F2R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F2R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F2R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@365930@macro@CAN_F3R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366011@macro@CAN_F3R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366111@macro@CAN_F3R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366211@macro@CAN_F3R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366292@macro@CAN_F3R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366392@macro@CAN_F3R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366492@macro@CAN_F3R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366573@macro@CAN_F3R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366673@macro@CAN_F3R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366773@macro@CAN_F3R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366854@macro@CAN_F3R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@366954@macro@CAN_F3R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367054@macro@CAN_F3R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367135@macro@CAN_F3R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367235@macro@CAN_F3R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367335@macro@CAN_F3R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367416@macro@CAN_F3R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367516@macro@CAN_F3R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367616@macro@CAN_F3R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367697@macro@CAN_F3R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367797@macro@CAN_F3R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367897@macro@CAN_F3R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@367978@macro@CAN_F3R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368078@macro@CAN_F3R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368178@macro@CAN_F3R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368259@macro@CAN_F3R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368359@macro@CAN_F3R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368459@macro@CAN_F3R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368540@macro@CAN_F3R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368640@macro@CAN_F3R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368740@macro@CAN_F3R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368821@macro@CAN_F3R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@368921@macro@CAN_F3R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369022@macro@CAN_F3R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369103@macro@CAN_F3R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369203@macro@CAN_F3R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369304@macro@CAN_F3R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369385@macro@CAN_F3R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369485@macro@CAN_F3R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369586@macro@CAN_F3R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369667@macro@CAN_F3R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369767@macro@CAN_F3R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369868@macro@CAN_F3R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@369949@macro@CAN_F3R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370049@macro@CAN_F3R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370150@macro@CAN_F3R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370231@macro@CAN_F3R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370331@macro@CAN_F3R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370432@macro@CAN_F3R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370513@macro@CAN_F3R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370613@macro@CAN_F3R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370714@macro@CAN_F3R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370795@macro@CAN_F3R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370895@macro@CAN_F3R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@370996@macro@CAN_F3R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371077@macro@CAN_F3R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371177@macro@CAN_F3R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371278@macro@CAN_F3R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371359@macro@CAN_F3R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371459@macro@CAN_F3R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371560@macro@CAN_F3R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371641@macro@CAN_F3R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371741@macro@CAN_F3R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371842@macro@CAN_F3R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@371923@macro@CAN_F3R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372023@macro@CAN_F3R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372124@macro@CAN_F3R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372205@macro@CAN_F3R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372305@macro@CAN_F3R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372406@macro@CAN_F3R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372487@macro@CAN_F3R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372587@macro@CAN_F3R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372688@macro@CAN_F3R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372769@macro@CAN_F3R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372869@macro@CAN_F3R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@372970@macro@CAN_F3R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373051@macro@CAN_F3R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373151@macro@CAN_F3R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373252@macro@CAN_F3R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373333@macro@CAN_F3R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373433@macro@CAN_F3R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373534@macro@CAN_F3R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373615@macro@CAN_F3R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373715@macro@CAN_F3R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373816@macro@CAN_F3R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373897@macro@CAN_F3R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@373997@macro@CAN_F3R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374098@macro@CAN_F3R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374179@macro@CAN_F3R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374279@macro@CAN_F3R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374380@macro@CAN_F3R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374461@macro@CAN_F3R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374561@macro@CAN_F3R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374662@macro@CAN_F3R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374743@macro@CAN_F3R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@374843@macro@CAN_F3R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F3R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F3R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375028@macro@CAN_F4R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375109@macro@CAN_F4R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375209@macro@CAN_F4R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375309@macro@CAN_F4R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375390@macro@CAN_F4R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375490@macro@CAN_F4R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375590@macro@CAN_F4R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375671@macro@CAN_F4R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375771@macro@CAN_F4R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375871@macro@CAN_F4R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@375952@macro@CAN_F4R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376052@macro@CAN_F4R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376152@macro@CAN_F4R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376233@macro@CAN_F4R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376333@macro@CAN_F4R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376433@macro@CAN_F4R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376514@macro@CAN_F4R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376614@macro@CAN_F4R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376714@macro@CAN_F4R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376795@macro@CAN_F4R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376895@macro@CAN_F4R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@376995@macro@CAN_F4R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377076@macro@CAN_F4R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377176@macro@CAN_F4R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377276@macro@CAN_F4R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377357@macro@CAN_F4R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377457@macro@CAN_F4R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377557@macro@CAN_F4R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377638@macro@CAN_F4R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377738@macro@CAN_F4R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377838@macro@CAN_F4R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@377919@macro@CAN_F4R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378019@macro@CAN_F4R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378120@macro@CAN_F4R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378201@macro@CAN_F4R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378301@macro@CAN_F4R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378402@macro@CAN_F4R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378483@macro@CAN_F4R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378583@macro@CAN_F4R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378684@macro@CAN_F4R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378765@macro@CAN_F4R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378865@macro@CAN_F4R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@378966@macro@CAN_F4R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379047@macro@CAN_F4R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379147@macro@CAN_F4R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379248@macro@CAN_F4R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379329@macro@CAN_F4R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379429@macro@CAN_F4R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379530@macro@CAN_F4R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379611@macro@CAN_F4R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379711@macro@CAN_F4R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379812@macro@CAN_F4R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379893@macro@CAN_F4R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@379993@macro@CAN_F4R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380094@macro@CAN_F4R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380175@macro@CAN_F4R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380275@macro@CAN_F4R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380376@macro@CAN_F4R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380457@macro@CAN_F4R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380557@macro@CAN_F4R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380658@macro@CAN_F4R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380739@macro@CAN_F4R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380839@macro@CAN_F4R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@380940@macro@CAN_F4R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381021@macro@CAN_F4R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381121@macro@CAN_F4R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381222@macro@CAN_F4R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381303@macro@CAN_F4R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381403@macro@CAN_F4R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381504@macro@CAN_F4R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381585@macro@CAN_F4R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381685@macro@CAN_F4R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381786@macro@CAN_F4R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381867@macro@CAN_F4R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@381967@macro@CAN_F4R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382068@macro@CAN_F4R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382149@macro@CAN_F4R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382249@macro@CAN_F4R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382350@macro@CAN_F4R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382431@macro@CAN_F4R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382531@macro@CAN_F4R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382632@macro@CAN_F4R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382713@macro@CAN_F4R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382813@macro@CAN_F4R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382914@macro@CAN_F4R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@382995@macro@CAN_F4R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383095@macro@CAN_F4R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383196@macro@CAN_F4R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383277@macro@CAN_F4R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383377@macro@CAN_F4R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383478@macro@CAN_F4R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383559@macro@CAN_F4R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383659@macro@CAN_F4R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383760@macro@CAN_F4R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383841@macro@CAN_F4R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@383941@macro@CAN_F4R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F4R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F4R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384126@macro@CAN_F5R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384207@macro@CAN_F5R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384307@macro@CAN_F5R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384407@macro@CAN_F5R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384488@macro@CAN_F5R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384588@macro@CAN_F5R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384688@macro@CAN_F5R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384769@macro@CAN_F5R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384869@macro@CAN_F5R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@384969@macro@CAN_F5R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385050@macro@CAN_F5R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385150@macro@CAN_F5R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385250@macro@CAN_F5R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385331@macro@CAN_F5R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385431@macro@CAN_F5R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385531@macro@CAN_F5R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385612@macro@CAN_F5R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385712@macro@CAN_F5R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385812@macro@CAN_F5R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385893@macro@CAN_F5R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@385993@macro@CAN_F5R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386093@macro@CAN_F5R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386174@macro@CAN_F5R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386274@macro@CAN_F5R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386374@macro@CAN_F5R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386455@macro@CAN_F5R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386555@macro@CAN_F5R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386655@macro@CAN_F5R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386736@macro@CAN_F5R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386836@macro@CAN_F5R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@386936@macro@CAN_F5R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387017@macro@CAN_F5R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387117@macro@CAN_F5R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387218@macro@CAN_F5R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387299@macro@CAN_F5R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387399@macro@CAN_F5R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387500@macro@CAN_F5R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387581@macro@CAN_F5R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387681@macro@CAN_F5R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387782@macro@CAN_F5R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387863@macro@CAN_F5R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@387963@macro@CAN_F5R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388064@macro@CAN_F5R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388145@macro@CAN_F5R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388245@macro@CAN_F5R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388346@macro@CAN_F5R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388427@macro@CAN_F5R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388527@macro@CAN_F5R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388628@macro@CAN_F5R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388709@macro@CAN_F5R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388809@macro@CAN_F5R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388910@macro@CAN_F5R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@388991@macro@CAN_F5R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389091@macro@CAN_F5R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389192@macro@CAN_F5R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389273@macro@CAN_F5R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389373@macro@CAN_F5R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389474@macro@CAN_F5R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389555@macro@CAN_F5R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389655@macro@CAN_F5R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389756@macro@CAN_F5R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389837@macro@CAN_F5R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@389937@macro@CAN_F5R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390038@macro@CAN_F5R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390119@macro@CAN_F5R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390219@macro@CAN_F5R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390320@macro@CAN_F5R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390401@macro@CAN_F5R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390501@macro@CAN_F5R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390602@macro@CAN_F5R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390683@macro@CAN_F5R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390783@macro@CAN_F5R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390884@macro@CAN_F5R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@390965@macro@CAN_F5R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391065@macro@CAN_F5R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391166@macro@CAN_F5R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391247@macro@CAN_F5R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391347@macro@CAN_F5R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391448@macro@CAN_F5R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391529@macro@CAN_F5R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391629@macro@CAN_F5R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391730@macro@CAN_F5R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391811@macro@CAN_F5R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@391911@macro@CAN_F5R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392012@macro@CAN_F5R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392093@macro@CAN_F5R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392193@macro@CAN_F5R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392294@macro@CAN_F5R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392375@macro@CAN_F5R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392475@macro@CAN_F5R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392576@macro@CAN_F5R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392657@macro@CAN_F5R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392757@macro@CAN_F5R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392858@macro@CAN_F5R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@392939@macro@CAN_F5R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393039@macro@CAN_F5R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F5R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F5R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393224@macro@CAN_F6R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393305@macro@CAN_F6R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393405@macro@CAN_F6R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393505@macro@CAN_F6R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393586@macro@CAN_F6R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393686@macro@CAN_F6R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393786@macro@CAN_F6R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393867@macro@CAN_F6R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@393967@macro@CAN_F6R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394067@macro@CAN_F6R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394148@macro@CAN_F6R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394248@macro@CAN_F6R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394348@macro@CAN_F6R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394429@macro@CAN_F6R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394529@macro@CAN_F6R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394629@macro@CAN_F6R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394710@macro@CAN_F6R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394810@macro@CAN_F6R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394910@macro@CAN_F6R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@394991@macro@CAN_F6R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395091@macro@CAN_F6R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395191@macro@CAN_F6R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395272@macro@CAN_F6R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395372@macro@CAN_F6R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395472@macro@CAN_F6R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395553@macro@CAN_F6R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395653@macro@CAN_F6R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395753@macro@CAN_F6R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395834@macro@CAN_F6R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@395934@macro@CAN_F6R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396034@macro@CAN_F6R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396115@macro@CAN_F6R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396215@macro@CAN_F6R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396316@macro@CAN_F6R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396397@macro@CAN_F6R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396497@macro@CAN_F6R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396598@macro@CAN_F6R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396679@macro@CAN_F6R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396779@macro@CAN_F6R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396880@macro@CAN_F6R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@396961@macro@CAN_F6R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397061@macro@CAN_F6R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397162@macro@CAN_F6R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397243@macro@CAN_F6R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397343@macro@CAN_F6R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397444@macro@CAN_F6R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397525@macro@CAN_F6R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397625@macro@CAN_F6R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397726@macro@CAN_F6R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397807@macro@CAN_F6R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@397907@macro@CAN_F6R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398008@macro@CAN_F6R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398089@macro@CAN_F6R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398189@macro@CAN_F6R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398290@macro@CAN_F6R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398371@macro@CAN_F6R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398471@macro@CAN_F6R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398572@macro@CAN_F6R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398653@macro@CAN_F6R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398753@macro@CAN_F6R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398854@macro@CAN_F6R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@398935@macro@CAN_F6R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399035@macro@CAN_F6R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399136@macro@CAN_F6R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399217@macro@CAN_F6R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399317@macro@CAN_F6R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399418@macro@CAN_F6R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399499@macro@CAN_F6R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399599@macro@CAN_F6R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399700@macro@CAN_F6R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399781@macro@CAN_F6R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399881@macro@CAN_F6R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@399982@macro@CAN_F6R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400063@macro@CAN_F6R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400163@macro@CAN_F6R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400264@macro@CAN_F6R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400345@macro@CAN_F6R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400445@macro@CAN_F6R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400546@macro@CAN_F6R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400627@macro@CAN_F6R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400727@macro@CAN_F6R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400828@macro@CAN_F6R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@400909@macro@CAN_F6R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401009@macro@CAN_F6R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401110@macro@CAN_F6R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401191@macro@CAN_F6R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401291@macro@CAN_F6R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401392@macro@CAN_F6R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401473@macro@CAN_F6R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401573@macro@CAN_F6R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401674@macro@CAN_F6R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401755@macro@CAN_F6R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401855@macro@CAN_F6R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@401956@macro@CAN_F6R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402037@macro@CAN_F6R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402137@macro@CAN_F6R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F6R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F6R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402322@macro@CAN_F7R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402403@macro@CAN_F7R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402503@macro@CAN_F7R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402603@macro@CAN_F7R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402684@macro@CAN_F7R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402784@macro@CAN_F7R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402884@macro@CAN_F7R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@402965@macro@CAN_F7R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403065@macro@CAN_F7R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403165@macro@CAN_F7R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403246@macro@CAN_F7R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403346@macro@CAN_F7R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403446@macro@CAN_F7R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403527@macro@CAN_F7R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403627@macro@CAN_F7R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403727@macro@CAN_F7R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403808@macro@CAN_F7R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@403908@macro@CAN_F7R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404008@macro@CAN_F7R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404089@macro@CAN_F7R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404189@macro@CAN_F7R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404289@macro@CAN_F7R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404370@macro@CAN_F7R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404470@macro@CAN_F7R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404570@macro@CAN_F7R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404651@macro@CAN_F7R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404751@macro@CAN_F7R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404851@macro@CAN_F7R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@404932@macro@CAN_F7R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405032@macro@CAN_F7R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405132@macro@CAN_F7R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405213@macro@CAN_F7R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405313@macro@CAN_F7R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405414@macro@CAN_F7R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405495@macro@CAN_F7R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405595@macro@CAN_F7R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405696@macro@CAN_F7R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405777@macro@CAN_F7R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405877@macro@CAN_F7R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@405978@macro@CAN_F7R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406059@macro@CAN_F7R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406159@macro@CAN_F7R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406260@macro@CAN_F7R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406341@macro@CAN_F7R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406441@macro@CAN_F7R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406542@macro@CAN_F7R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406623@macro@CAN_F7R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406723@macro@CAN_F7R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406824@macro@CAN_F7R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@406905@macro@CAN_F7R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407005@macro@CAN_F7R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407106@macro@CAN_F7R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407187@macro@CAN_F7R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407287@macro@CAN_F7R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407388@macro@CAN_F7R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407469@macro@CAN_F7R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407569@macro@CAN_F7R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407670@macro@CAN_F7R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407751@macro@CAN_F7R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407851@macro@CAN_F7R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@407952@macro@CAN_F7R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408033@macro@CAN_F7R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408133@macro@CAN_F7R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408234@macro@CAN_F7R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408315@macro@CAN_F7R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408415@macro@CAN_F7R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408516@macro@CAN_F7R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408597@macro@CAN_F7R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408697@macro@CAN_F7R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408798@macro@CAN_F7R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408879@macro@CAN_F7R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@408979@macro@CAN_F7R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409080@macro@CAN_F7R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409161@macro@CAN_F7R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409261@macro@CAN_F7R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409362@macro@CAN_F7R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409443@macro@CAN_F7R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409543@macro@CAN_F7R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409644@macro@CAN_F7R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409725@macro@CAN_F7R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409825@macro@CAN_F7R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@409926@macro@CAN_F7R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410007@macro@CAN_F7R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410107@macro@CAN_F7R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410208@macro@CAN_F7R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410289@macro@CAN_F7R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410389@macro@CAN_F7R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410490@macro@CAN_F7R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410571@macro@CAN_F7R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410671@macro@CAN_F7R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410772@macro@CAN_F7R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410853@macro@CAN_F7R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@410953@macro@CAN_F7R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411054@macro@CAN_F7R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411135@macro@CAN_F7R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411235@macro@CAN_F7R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F7R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F7R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411420@macro@CAN_F8R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411501@macro@CAN_F8R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411601@macro@CAN_F8R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411701@macro@CAN_F8R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411782@macro@CAN_F8R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411882@macro@CAN_F8R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@411982@macro@CAN_F8R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412063@macro@CAN_F8R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412163@macro@CAN_F8R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412263@macro@CAN_F8R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412344@macro@CAN_F8R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412444@macro@CAN_F8R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412544@macro@CAN_F8R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412625@macro@CAN_F8R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412725@macro@CAN_F8R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412825@macro@CAN_F8R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@412906@macro@CAN_F8R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413006@macro@CAN_F8R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413106@macro@CAN_F8R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413187@macro@CAN_F8R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413287@macro@CAN_F8R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413387@macro@CAN_F8R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413468@macro@CAN_F8R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413568@macro@CAN_F8R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413668@macro@CAN_F8R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413749@macro@CAN_F8R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413849@macro@CAN_F8R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@413949@macro@CAN_F8R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414030@macro@CAN_F8R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414130@macro@CAN_F8R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414230@macro@CAN_F8R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414311@macro@CAN_F8R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414411@macro@CAN_F8R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414512@macro@CAN_F8R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414593@macro@CAN_F8R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414693@macro@CAN_F8R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414794@macro@CAN_F8R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414875@macro@CAN_F8R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@414975@macro@CAN_F8R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415076@macro@CAN_F8R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415157@macro@CAN_F8R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415257@macro@CAN_F8R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415358@macro@CAN_F8R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415439@macro@CAN_F8R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415539@macro@CAN_F8R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415640@macro@CAN_F8R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415721@macro@CAN_F8R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415821@macro@CAN_F8R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@415922@macro@CAN_F8R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416003@macro@CAN_F8R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416103@macro@CAN_F8R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416204@macro@CAN_F8R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416285@macro@CAN_F8R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416385@macro@CAN_F8R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416486@macro@CAN_F8R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416567@macro@CAN_F8R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416667@macro@CAN_F8R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416768@macro@CAN_F8R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416849@macro@CAN_F8R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@416949@macro@CAN_F8R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417050@macro@CAN_F8R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417131@macro@CAN_F8R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417231@macro@CAN_F8R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417332@macro@CAN_F8R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417413@macro@CAN_F8R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417513@macro@CAN_F8R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417614@macro@CAN_F8R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417695@macro@CAN_F8R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "4902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417795@macro@CAN_F8R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "4903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417896@macro@CAN_F8R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "4904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@417977@macro@CAN_F8R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "4905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418077@macro@CAN_F8R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "4906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418178@macro@CAN_F8R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "4907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418259@macro@CAN_F8R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "4908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418359@macro@CAN_F8R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "4909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418460@macro@CAN_F8R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "4910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418541@macro@CAN_F8R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "4911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418641@macro@CAN_F8R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "4912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418742@macro@CAN_F8R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "4913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418823@macro@CAN_F8R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "4914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@418923@macro@CAN_F8R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "4915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419024@macro@CAN_F8R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "4916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419105@macro@CAN_F8R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "4917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419205@macro@CAN_F8R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "4918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419306@macro@CAN_F8R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "4919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419387@macro@CAN_F8R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "4920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419487@macro@CAN_F8R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "4921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419588@macro@CAN_F8R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "4922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419669@macro@CAN_F8R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "4923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419769@macro@CAN_F8R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "4924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419870@macro@CAN_F8R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "4925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@419951@macro@CAN_F8R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "4926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420051@macro@CAN_F8R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "4927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420152@macro@CAN_F8R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "4928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420233@macro@CAN_F8R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "4929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420333@macro@CAN_F8R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F8R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "4930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F8R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420518@macro@CAN_F9R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "4933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420599@macro@CAN_F9R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "4934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420699@macro@CAN_F9R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "4935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420799@macro@CAN_F9R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "4936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420880@macro@CAN_F9R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "4937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@420980@macro@CAN_F9R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "4938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421080@macro@CAN_F9R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "4939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421161@macro@CAN_F9R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "4940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421261@macro@CAN_F9R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "4941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421361@macro@CAN_F9R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "4942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421442@macro@CAN_F9R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "4943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421542@macro@CAN_F9R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "4944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421642@macro@CAN_F9R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "4945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421723@macro@CAN_F9R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "4946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421823@macro@CAN_F9R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "4947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@421923@macro@CAN_F9R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "4948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422004@macro@CAN_F9R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "4949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422104@macro@CAN_F9R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "4950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422204@macro@CAN_F9R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "4951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422285@macro@CAN_F9R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "4952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422385@macro@CAN_F9R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "4953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422485@macro@CAN_F9R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "4954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422566@macro@CAN_F9R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "4955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422666@macro@CAN_F9R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "4956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422766@macro@CAN_F9R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "4957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422847@macro@CAN_F9R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "4958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@422947@macro@CAN_F9R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "4959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423047@macro@CAN_F9R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "4960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423128@macro@CAN_F9R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "4961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423228@macro@CAN_F9R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "4962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423328@macro@CAN_F9R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "4963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423409@macro@CAN_F9R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "4964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423509@macro@CAN_F9R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "4965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423610@macro@CAN_F9R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "4966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423691@macro@CAN_F9R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "4967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423791@macro@CAN_F9R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "4968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423892@macro@CAN_F9R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "4969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@423973@macro@CAN_F9R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "4970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424073@macro@CAN_F9R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "4971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424174@macro@CAN_F9R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "4972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424255@macro@CAN_F9R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "4973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424355@macro@CAN_F9R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "4974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424456@macro@CAN_F9R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "4975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424537@macro@CAN_F9R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "4976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424637@macro@CAN_F9R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "4977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424738@macro@CAN_F9R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "4978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424819@macro@CAN_F9R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "4979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@424919@macro@CAN_F9R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "4980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425020@macro@CAN_F9R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "4981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425101@macro@CAN_F9R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "4982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425201@macro@CAN_F9R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "4983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425302@macro@CAN_F9R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "4984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425383@macro@CAN_F9R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "4985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425483@macro@CAN_F9R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "4986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425584@macro@CAN_F9R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "4987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425665@macro@CAN_F9R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "4988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425765@macro@CAN_F9R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "4989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425866@macro@CAN_F9R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "4990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@425947@macro@CAN_F9R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "4991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426047@macro@CAN_F9R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "4992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426148@macro@CAN_F9R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "4993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426229@macro@CAN_F9R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "4994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426329@macro@CAN_F9R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "4995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426430@macro@CAN_F9R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "4996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426511@macro@CAN_F9R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "4997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426611@macro@CAN_F9R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "4998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426712@macro@CAN_F9R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "4999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426793@macro@CAN_F9R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "5000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426893@macro@CAN_F9R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "5001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@426994@macro@CAN_F9R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "5002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427075@macro@CAN_F9R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "5003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427175@macro@CAN_F9R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "5004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427276@macro@CAN_F9R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "5005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427357@macro@CAN_F9R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "5006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427457@macro@CAN_F9R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "5007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427558@macro@CAN_F9R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "5008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427639@macro@CAN_F9R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "5009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427739@macro@CAN_F9R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "5010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427840@macro@CAN_F9R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "5011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@427921@macro@CAN_F9R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "5012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428021@macro@CAN_F9R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "5013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428122@macro@CAN_F9R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "5014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428203@macro@CAN_F9R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "5015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428303@macro@CAN_F9R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "5016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428404@macro@CAN_F9R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "5017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428485@macro@CAN_F9R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "5018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428585@macro@CAN_F9R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "5019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428686@macro@CAN_F9R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "5020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428767@macro@CAN_F9R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "5021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428867@macro@CAN_F9R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "5022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@428968@macro@CAN_F9R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "5023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429049@macro@CAN_F9R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "5024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429149@macro@CAN_F9R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "5025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429250@macro@CAN_F9R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "5026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429331@macro@CAN_F9R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "5027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429431@macro@CAN_F9R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F9R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "5028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F9R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429616@macro@CAN_F10R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429697@macro@CAN_F10R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429797@macro@CAN_F10R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "5033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429897@macro@CAN_F10R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@429978@macro@CAN_F10R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430078@macro@CAN_F10R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "5036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430178@macro@CAN_F10R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430259@macro@CAN_F10R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430359@macro@CAN_F10R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "5039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430459@macro@CAN_F10R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430540@macro@CAN_F10R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430640@macro@CAN_F10R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "5042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430740@macro@CAN_F10R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "5043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430821@macro@CAN_F10R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "5044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@430921@macro@CAN_F10R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "5045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431021@macro@CAN_F10R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "5046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431102@macro@CAN_F10R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "5047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431202@macro@CAN_F10R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "5048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431302@macro@CAN_F10R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "5049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431383@macro@CAN_F10R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "5050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431483@macro@CAN_F10R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "5051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431583@macro@CAN_F10R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431664@macro@CAN_F10R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431764@macro@CAN_F10R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "5054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431864@macro@CAN_F10R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "5055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@431945@macro@CAN_F10R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "5056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432045@macro@CAN_F10R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "5057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432145@macro@CAN_F10R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "5058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432226@macro@CAN_F10R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "5059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432326@macro@CAN_F10R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "5060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432426@macro@CAN_F10R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "5061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432507@macro@CAN_F10R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "5062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432607@macro@CAN_F10R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "5063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432708@macro@CAN_F10R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "5064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432789@macro@CAN_F10R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "5065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432889@macro@CAN_F10R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "5066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@432990@macro@CAN_F10R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "5067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433071@macro@CAN_F10R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "5068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433171@macro@CAN_F10R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "5069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433272@macro@CAN_F10R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "5070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433353@macro@CAN_F10R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "5071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433453@macro@CAN_F10R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "5072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433554@macro@CAN_F10R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "5073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433635@macro@CAN_F10R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "5074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433735@macro@CAN_F10R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "5075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433836@macro@CAN_F10R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "5076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@433917@macro@CAN_F10R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "5077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434017@macro@CAN_F10R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "5078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434118@macro@CAN_F10R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "5079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434199@macro@CAN_F10R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "5080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434299@macro@CAN_F10R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "5081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434400@macro@CAN_F10R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "5082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434481@macro@CAN_F10R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "5083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434581@macro@CAN_F10R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "5084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434682@macro@CAN_F10R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "5085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434763@macro@CAN_F10R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "5086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434863@macro@CAN_F10R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "5087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@434964@macro@CAN_F10R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "5088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435045@macro@CAN_F10R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "5089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435145@macro@CAN_F10R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "5090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435246@macro@CAN_F10R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "5091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435327@macro@CAN_F10R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "5092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435427@macro@CAN_F10R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "5093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435528@macro@CAN_F10R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "5094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435609@macro@CAN_F10R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "5095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435709@macro@CAN_F10R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "5096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435810@macro@CAN_F10R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "5097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435891@macro@CAN_F10R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "5098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@435991@macro@CAN_F10R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "5099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436092@macro@CAN_F10R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "5100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436173@macro@CAN_F10R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "5101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436273@macro@CAN_F10R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "5102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436374@macro@CAN_F10R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "5103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436455@macro@CAN_F10R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "5104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436555@macro@CAN_F10R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "5105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436656@macro@CAN_F10R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "5106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436737@macro@CAN_F10R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "5107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436837@macro@CAN_F10R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "5108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@436938@macro@CAN_F10R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "5109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437019@macro@CAN_F10R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "5110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437119@macro@CAN_F10R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "5111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437220@macro@CAN_F10R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "5112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437301@macro@CAN_F10R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "5113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437401@macro@CAN_F10R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "5114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437502@macro@CAN_F10R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "5115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437583@macro@CAN_F10R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "5116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437683@macro@CAN_F10R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "5117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437784@macro@CAN_F10R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "5118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437865@macro@CAN_F10R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "5119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@437965@macro@CAN_F10R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "5120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438066@macro@CAN_F10R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "5121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438147@macro@CAN_F10R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "5122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438247@macro@CAN_F10R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "5123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438348@macro@CAN_F10R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "5124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438429@macro@CAN_F10R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "5125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438529@macro@CAN_F10R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F10R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "5126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F10R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438714@macro@CAN_F11R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438795@macro@CAN_F11R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438895@macro@CAN_F11R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "5131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@438995@macro@CAN_F11R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439076@macro@CAN_F11R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439176@macro@CAN_F11R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "5134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439276@macro@CAN_F11R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439357@macro@CAN_F11R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439457@macro@CAN_F11R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "5137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439557@macro@CAN_F11R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439638@macro@CAN_F11R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439738@macro@CAN_F11R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "5140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439838@macro@CAN_F11R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "5141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@439919@macro@CAN_F11R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "5142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440019@macro@CAN_F11R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "5143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440119@macro@CAN_F11R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "5144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440200@macro@CAN_F11R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "5145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440300@macro@CAN_F11R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "5146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440400@macro@CAN_F11R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "5147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440481@macro@CAN_F11R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "5148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440581@macro@CAN_F11R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "5149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440681@macro@CAN_F11R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440762@macro@CAN_F11R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440862@macro@CAN_F11R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "5152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@440962@macro@CAN_F11R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "5153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441043@macro@CAN_F11R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "5154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441143@macro@CAN_F11R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "5155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441243@macro@CAN_F11R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "5156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441324@macro@CAN_F11R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "5157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441424@macro@CAN_F11R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "5158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441524@macro@CAN_F11R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "5159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441605@macro@CAN_F11R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "5160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441705@macro@CAN_F11R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "5161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441806@macro@CAN_F11R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "5162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441887@macro@CAN_F11R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "5163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@441987@macro@CAN_F11R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "5164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442088@macro@CAN_F11R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "5165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442169@macro@CAN_F11R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "5166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442269@macro@CAN_F11R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "5167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442370@macro@CAN_F11R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "5168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442451@macro@CAN_F11R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "5169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442551@macro@CAN_F11R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "5170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442652@macro@CAN_F11R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "5171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442733@macro@CAN_F11R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "5172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442833@macro@CAN_F11R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "5173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@442934@macro@CAN_F11R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "5174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443015@macro@CAN_F11R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "5175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443115@macro@CAN_F11R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "5176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443216@macro@CAN_F11R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "5177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443297@macro@CAN_F11R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "5178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443397@macro@CAN_F11R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "5179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443498@macro@CAN_F11R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "5180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443579@macro@CAN_F11R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "5181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443679@macro@CAN_F11R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "5182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443780@macro@CAN_F11R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "5183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443861@macro@CAN_F11R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "5184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@443961@macro@CAN_F11R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "5185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444062@macro@CAN_F11R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "5186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444143@macro@CAN_F11R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "5187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444243@macro@CAN_F11R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "5188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444344@macro@CAN_F11R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "5189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444425@macro@CAN_F11R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "5190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444525@macro@CAN_F11R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "5191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444626@macro@CAN_F11R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "5192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444707@macro@CAN_F11R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "5193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444807@macro@CAN_F11R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "5194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444908@macro@CAN_F11R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "5195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@444989@macro@CAN_F11R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "5196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445089@macro@CAN_F11R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "5197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445190@macro@CAN_F11R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "5198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445271@macro@CAN_F11R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "5199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445371@macro@CAN_F11R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "5200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445472@macro@CAN_F11R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "5201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445553@macro@CAN_F11R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "5202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445653@macro@CAN_F11R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "5203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445754@macro@CAN_F11R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "5204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445835@macro@CAN_F11R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "5205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@445935@macro@CAN_F11R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "5206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446036@macro@CAN_F11R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "5207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446117@macro@CAN_F11R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "5208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446217@macro@CAN_F11R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "5209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446318@macro@CAN_F11R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "5210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446399@macro@CAN_F11R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "5211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446499@macro@CAN_F11R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "5212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446600@macro@CAN_F11R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "5213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446681@macro@CAN_F11R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "5214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446781@macro@CAN_F11R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "5215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446882@macro@CAN_F11R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "5216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@446963@macro@CAN_F11R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "5217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447063@macro@CAN_F11R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "5218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447164@macro@CAN_F11R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "5219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447245@macro@CAN_F11R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "5220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447345@macro@CAN_F11R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "5221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447446@macro@CAN_F11R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "5222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447527@macro@CAN_F11R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "5223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447627@macro@CAN_F11R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F11R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "5224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F11R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447812@macro@CAN_F12R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447893@macro@CAN_F12R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@447993@macro@CAN_F12R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "5229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448093@macro@CAN_F12R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448174@macro@CAN_F12R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448274@macro@CAN_F12R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "5232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448374@macro@CAN_F12R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448455@macro@CAN_F12R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448555@macro@CAN_F12R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "5235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448655@macro@CAN_F12R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448736@macro@CAN_F12R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448836@macro@CAN_F12R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "5238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@448936@macro@CAN_F12R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "5239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449017@macro@CAN_F12R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "5240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449117@macro@CAN_F12R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "5241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449217@macro@CAN_F12R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "5242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449298@macro@CAN_F12R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "5243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449398@macro@CAN_F12R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "5244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449498@macro@CAN_F12R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "5245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449579@macro@CAN_F12R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "5246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449679@macro@CAN_F12R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "5247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449779@macro@CAN_F12R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449860@macro@CAN_F12R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@449960@macro@CAN_F12R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "5250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450060@macro@CAN_F12R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "5251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450141@macro@CAN_F12R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "5252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450241@macro@CAN_F12R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "5253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450341@macro@CAN_F12R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "5254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450422@macro@CAN_F12R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "5255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450522@macro@CAN_F12R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "5256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450622@macro@CAN_F12R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "5257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450703@macro@CAN_F12R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "5258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450803@macro@CAN_F12R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "5259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450904@macro@CAN_F12R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "5260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@450985@macro@CAN_F12R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "5261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451085@macro@CAN_F12R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "5262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451186@macro@CAN_F12R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "5263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451267@macro@CAN_F12R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "5264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451367@macro@CAN_F12R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "5265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451468@macro@CAN_F12R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "5266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451549@macro@CAN_F12R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "5267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451649@macro@CAN_F12R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "5268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451750@macro@CAN_F12R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "5269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451831@macro@CAN_F12R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "5270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@451931@macro@CAN_F12R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "5271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452032@macro@CAN_F12R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "5272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452113@macro@CAN_F12R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "5273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452213@macro@CAN_F12R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "5274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452314@macro@CAN_F12R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "5275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452395@macro@CAN_F12R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "5276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452495@macro@CAN_F12R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "5277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452596@macro@CAN_F12R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "5278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452677@macro@CAN_F12R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "5279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452777@macro@CAN_F12R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "5280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452878@macro@CAN_F12R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "5281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@452959@macro@CAN_F12R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "5282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453059@macro@CAN_F12R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "5283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453160@macro@CAN_F12R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "5284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453241@macro@CAN_F12R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "5285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453341@macro@CAN_F12R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "5286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453442@macro@CAN_F12R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "5287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453523@macro@CAN_F12R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "5288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453623@macro@CAN_F12R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "5289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453724@macro@CAN_F12R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "5290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453805@macro@CAN_F12R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "5291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@453905@macro@CAN_F12R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "5292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454006@macro@CAN_F12R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "5293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454087@macro@CAN_F12R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "5294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454187@macro@CAN_F12R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "5295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454288@macro@CAN_F12R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "5296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454369@macro@CAN_F12R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "5297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454469@macro@CAN_F12R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "5298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454570@macro@CAN_F12R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "5299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454651@macro@CAN_F12R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "5300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454751@macro@CAN_F12R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "5301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454852@macro@CAN_F12R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "5302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@454933@macro@CAN_F12R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "5303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455033@macro@CAN_F12R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "5304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455134@macro@CAN_F12R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "5305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455215@macro@CAN_F12R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "5306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455315@macro@CAN_F12R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "5307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455416@macro@CAN_F12R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "5308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455497@macro@CAN_F12R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "5309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455597@macro@CAN_F12R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "5310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455698@macro@CAN_F12R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "5311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455779@macro@CAN_F12R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "5312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455879@macro@CAN_F12R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "5313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@455980@macro@CAN_F12R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "5314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456061@macro@CAN_F12R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "5315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456161@macro@CAN_F12R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "5316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456262@macro@CAN_F12R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "5317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456343@macro@CAN_F12R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "5318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456443@macro@CAN_F12R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "5319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456544@macro@CAN_F12R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "5320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456625@macro@CAN_F12R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "5321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456725@macro@CAN_F12R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F12R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "5322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F12R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456910@macro@CAN_F13R2_FB0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@456991@macro@CAN_F13R2_FB0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457091@macro@CAN_F13R2_FB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB0",
+ "location": {
+ "column": "9",
+ "line": "5327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457191@macro@CAN_F13R2_FB1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457272@macro@CAN_F13R2_FB1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457372@macro@CAN_F13R2_FB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB1",
+ "location": {
+ "column": "9",
+ "line": "5330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457472@macro@CAN_F13R2_FB2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457553@macro@CAN_F13R2_FB2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457653@macro@CAN_F13R2_FB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB2",
+ "location": {
+ "column": "9",
+ "line": "5333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457753@macro@CAN_F13R2_FB3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457834@macro@CAN_F13R2_FB3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@457934@macro@CAN_F13R2_FB3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB3",
+ "location": {
+ "column": "9",
+ "line": "5336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458034@macro@CAN_F13R2_FB4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB4_Pos",
+ "location": {
+ "column": "9",
+ "line": "5337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458115@macro@CAN_F13R2_FB4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB4_Msk",
+ "location": {
+ "column": "9",
+ "line": "5338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458215@macro@CAN_F13R2_FB4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB4",
+ "location": {
+ "column": "9",
+ "line": "5339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458315@macro@CAN_F13R2_FB5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB5_Pos",
+ "location": {
+ "column": "9",
+ "line": "5340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458396@macro@CAN_F13R2_FB5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB5_Msk",
+ "location": {
+ "column": "9",
+ "line": "5341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458496@macro@CAN_F13R2_FB5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB5",
+ "location": {
+ "column": "9",
+ "line": "5342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458596@macro@CAN_F13R2_FB6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB6_Pos",
+ "location": {
+ "column": "9",
+ "line": "5343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458677@macro@CAN_F13R2_FB6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB6_Msk",
+ "location": {
+ "column": "9",
+ "line": "5344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458777@macro@CAN_F13R2_FB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB6",
+ "location": {
+ "column": "9",
+ "line": "5345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458877@macro@CAN_F13R2_FB7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@458958@macro@CAN_F13R2_FB7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459058@macro@CAN_F13R2_FB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB7",
+ "location": {
+ "column": "9",
+ "line": "5348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459158@macro@CAN_F13R2_FB8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB8_Pos",
+ "location": {
+ "column": "9",
+ "line": "5349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459239@macro@CAN_F13R2_FB8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB8_Msk",
+ "location": {
+ "column": "9",
+ "line": "5350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459339@macro@CAN_F13R2_FB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB8",
+ "location": {
+ "column": "9",
+ "line": "5351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459439@macro@CAN_F13R2_FB9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB9_Pos",
+ "location": {
+ "column": "9",
+ "line": "5352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459520@macro@CAN_F13R2_FB9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB9_Msk",
+ "location": {
+ "column": "9",
+ "line": "5353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459620@macro@CAN_F13R2_FB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB9",
+ "location": {
+ "column": "9",
+ "line": "5354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459720@macro@CAN_F13R2_FB10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB10_Pos",
+ "location": {
+ "column": "9",
+ "line": "5355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459801@macro@CAN_F13R2_FB10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB10_Msk",
+ "location": {
+ "column": "9",
+ "line": "5356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@459901@macro@CAN_F13R2_FB10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB10",
+ "location": {
+ "column": "9",
+ "line": "5357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460002@macro@CAN_F13R2_FB11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB11_Pos",
+ "location": {
+ "column": "9",
+ "line": "5358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460083@macro@CAN_F13R2_FB11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB11_Msk",
+ "location": {
+ "column": "9",
+ "line": "5359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460183@macro@CAN_F13R2_FB11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB11",
+ "location": {
+ "column": "9",
+ "line": "5360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460284@macro@CAN_F13R2_FB12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB12_Pos",
+ "location": {
+ "column": "9",
+ "line": "5361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460365@macro@CAN_F13R2_FB12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB12_Msk",
+ "location": {
+ "column": "9",
+ "line": "5362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460465@macro@CAN_F13R2_FB12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB12",
+ "location": {
+ "column": "9",
+ "line": "5363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460566@macro@CAN_F13R2_FB13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB13_Pos",
+ "location": {
+ "column": "9",
+ "line": "5364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460647@macro@CAN_F13R2_FB13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB13_Msk",
+ "location": {
+ "column": "9",
+ "line": "5365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460747@macro@CAN_F13R2_FB13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB13",
+ "location": {
+ "column": "9",
+ "line": "5366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460848@macro@CAN_F13R2_FB14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB14_Pos",
+ "location": {
+ "column": "9",
+ "line": "5367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@460929@macro@CAN_F13R2_FB14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB14_Msk",
+ "location": {
+ "column": "9",
+ "line": "5368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461029@macro@CAN_F13R2_FB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB14",
+ "location": {
+ "column": "9",
+ "line": "5369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461130@macro@CAN_F13R2_FB15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB15_Pos",
+ "location": {
+ "column": "9",
+ "line": "5370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461211@macro@CAN_F13R2_FB15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB15_Msk",
+ "location": {
+ "column": "9",
+ "line": "5371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461311@macro@CAN_F13R2_FB15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB15",
+ "location": {
+ "column": "9",
+ "line": "5372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461412@macro@CAN_F13R2_FB16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB16_Pos",
+ "location": {
+ "column": "9",
+ "line": "5373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461493@macro@CAN_F13R2_FB16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB16_Msk",
+ "location": {
+ "column": "9",
+ "line": "5374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461593@macro@CAN_F13R2_FB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB16",
+ "location": {
+ "column": "9",
+ "line": "5375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461694@macro@CAN_F13R2_FB17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB17_Pos",
+ "location": {
+ "column": "9",
+ "line": "5376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461775@macro@CAN_F13R2_FB17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB17_Msk",
+ "location": {
+ "column": "9",
+ "line": "5377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461875@macro@CAN_F13R2_FB17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB17",
+ "location": {
+ "column": "9",
+ "line": "5378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@461976@macro@CAN_F13R2_FB18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB18_Pos",
+ "location": {
+ "column": "9",
+ "line": "5379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462057@macro@CAN_F13R2_FB18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB18_Msk",
+ "location": {
+ "column": "9",
+ "line": "5380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462157@macro@CAN_F13R2_FB18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB18",
+ "location": {
+ "column": "9",
+ "line": "5381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462258@macro@CAN_F13R2_FB19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB19_Pos",
+ "location": {
+ "column": "9",
+ "line": "5382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462339@macro@CAN_F13R2_FB19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB19_Msk",
+ "location": {
+ "column": "9",
+ "line": "5383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462439@macro@CAN_F13R2_FB19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB19",
+ "location": {
+ "column": "9",
+ "line": "5384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462540@macro@CAN_F13R2_FB20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB20_Pos",
+ "location": {
+ "column": "9",
+ "line": "5385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462621@macro@CAN_F13R2_FB20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB20_Msk",
+ "location": {
+ "column": "9",
+ "line": "5386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462721@macro@CAN_F13R2_FB20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB20",
+ "location": {
+ "column": "9",
+ "line": "5387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462822@macro@CAN_F13R2_FB21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB21_Pos",
+ "location": {
+ "column": "9",
+ "line": "5388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@462903@macro@CAN_F13R2_FB21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB21_Msk",
+ "location": {
+ "column": "9",
+ "line": "5389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463003@macro@CAN_F13R2_FB21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB21",
+ "location": {
+ "column": "9",
+ "line": "5390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463104@macro@CAN_F13R2_FB22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB22_Pos",
+ "location": {
+ "column": "9",
+ "line": "5391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463185@macro@CAN_F13R2_FB22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB22_Msk",
+ "location": {
+ "column": "9",
+ "line": "5392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463285@macro@CAN_F13R2_FB22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB22",
+ "location": {
+ "column": "9",
+ "line": "5393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463386@macro@CAN_F13R2_FB23_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB23_Pos",
+ "location": {
+ "column": "9",
+ "line": "5394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB23_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463467@macro@CAN_F13R2_FB23_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB23_Msk",
+ "location": {
+ "column": "9",
+ "line": "5395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB23_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463567@macro@CAN_F13R2_FB23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB23",
+ "location": {
+ "column": "9",
+ "line": "5396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463668@macro@CAN_F13R2_FB24_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB24_Pos",
+ "location": {
+ "column": "9",
+ "line": "5397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB24_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463749@macro@CAN_F13R2_FB24_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB24_Msk",
+ "location": {
+ "column": "9",
+ "line": "5398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB24_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463849@macro@CAN_F13R2_FB24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB24",
+ "location": {
+ "column": "9",
+ "line": "5399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@463950@macro@CAN_F13R2_FB25_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB25_Pos",
+ "location": {
+ "column": "9",
+ "line": "5400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB25_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464031@macro@CAN_F13R2_FB25_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB25_Msk",
+ "location": {
+ "column": "9",
+ "line": "5401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB25_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464131@macro@CAN_F13R2_FB25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB25",
+ "location": {
+ "column": "9",
+ "line": "5402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464232@macro@CAN_F13R2_FB26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB26_Pos",
+ "location": {
+ "column": "9",
+ "line": "5403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464313@macro@CAN_F13R2_FB26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB26_Msk",
+ "location": {
+ "column": "9",
+ "line": "5404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464413@macro@CAN_F13R2_FB26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB26",
+ "location": {
+ "column": "9",
+ "line": "5405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464514@macro@CAN_F13R2_FB27_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB27_Pos",
+ "location": {
+ "column": "9",
+ "line": "5406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB27_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464595@macro@CAN_F13R2_FB27_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB27_Msk",
+ "location": {
+ "column": "9",
+ "line": "5407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB27_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464695@macro@CAN_F13R2_FB27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB27",
+ "location": {
+ "column": "9",
+ "line": "5408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464796@macro@CAN_F13R2_FB28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB28_Pos",
+ "location": {
+ "column": "9",
+ "line": "5409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464877@macro@CAN_F13R2_FB28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB28_Msk",
+ "location": {
+ "column": "9",
+ "line": "5410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@464977@macro@CAN_F13R2_FB28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB28",
+ "location": {
+ "column": "9",
+ "line": "5411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465078@macro@CAN_F13R2_FB29_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB29_Pos",
+ "location": {
+ "column": "9",
+ "line": "5412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB29_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465159@macro@CAN_F13R2_FB29_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB29_Msk",
+ "location": {
+ "column": "9",
+ "line": "5413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB29_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465259@macro@CAN_F13R2_FB29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB29",
+ "location": {
+ "column": "9",
+ "line": "5414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465360@macro@CAN_F13R2_FB30_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB30_Pos",
+ "location": {
+ "column": "9",
+ "line": "5415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB30_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465441@macro@CAN_F13R2_FB30_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB30_Msk",
+ "location": {
+ "column": "9",
+ "line": "5416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB30_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465541@macro@CAN_F13R2_FB30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB30",
+ "location": {
+ "column": "9",
+ "line": "5417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465642@macro@CAN_F13R2_FB31_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB31_Pos",
+ "location": {
+ "column": "9",
+ "line": "5418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB31_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465723@macro@CAN_F13R2_FB31_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB31_Msk",
+ "location": {
+ "column": "9",
+ "line": "5419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB31_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@465823@macro@CAN_F13R2_FB31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_F13R2_FB31",
+ "location": {
+ "column": "9",
+ "line": "5420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CAN_F13R2_FB31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466418@macro@CRC_DR_DR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_DR_DR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_DR_DR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466499@macro@CRC_DR_DR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_DR_DR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_DR_DR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466599@macro@CRC_DR_DR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_DR_DR",
+ "location": {
+ "column": "9",
+ "line": "5430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_DR_DR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466792@macro@CRC_IDR_IDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_IDR_IDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_IDR_IDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466873@macro@CRC_IDR_IDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_IDR_IDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_IDR_IDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@466973@macro@CRC_IDR_IDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_IDR_IDR",
+ "location": {
+ "column": "9",
+ "line": "5436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_IDR_IDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@467188@macro@CRC_CR_RESET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_CR_RESET_Pos",
+ "location": {
+ "column": "9",
+ "line": "5440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_CR_RESET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@467269@macro@CRC_CR_RESET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_CR_RESET_Msk",
+ "location": {
+ "column": "9",
+ "line": "5441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_CR_RESET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@467369@macro@CRC_CR_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_CR_RESET",
+ "location": {
+ "column": "9",
+ "line": "5442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "CRC_CR_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@467985@macro@DAC_CHANNEL2_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CHANNEL2_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "5452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CHANNEL2_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468218@macro@DAC_CR_EN1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468299@macro@DAC_CR_EN1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468399@macro@DAC_CR_EN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN1",
+ "location": {
+ "column": "9",
+ "line": "5456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468506@macro@DAC_CR_BOFF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468587@macro@DAC_CR_BOFF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468687@macro@DAC_CR_BOFF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF1",
+ "location": {
+ "column": "9",
+ "line": "5459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468809@macro@DAC_CR_TEN1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468890@macro@DAC_CR_TEN1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@468990@macro@DAC_CR_TEN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN1",
+ "location": {
+ "column": "9",
+ "line": "5462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469107@macro@DAC_CR_TSEL1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469188@macro@DAC_CR_TSEL1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469288@macro@DAC_CR_TSEL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1",
+ "location": {
+ "column": "9",
+ "line": "5466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469419@macro@DAC_CR_TSEL1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1_0",
+ "location": {
+ "column": "9",
+ "line": "5467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469519@macro@DAC_CR_TSEL1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1_1",
+ "location": {
+ "column": "9",
+ "line": "5468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469619@macro@DAC_CR_TSEL1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL1_2",
+ "location": {
+ "column": "9",
+ "line": "5469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469721@macro@DAC_CR_WAVE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469802@macro@DAC_CR_WAVE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@469902@macro@DAC_CR_WAVE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE1",
+ "location": {
+ "column": "9",
+ "line": "5473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470053@macro@DAC_CR_WAVE1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE1_0",
+ "location": {
+ "column": "9",
+ "line": "5474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470153@macro@DAC_CR_WAVE1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE1_1",
+ "location": {
+ "column": "9",
+ "line": "5475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470255@macro@DAC_CR_MAMP1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470336@macro@DAC_CR_MAMP1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470436@macro@DAC_CR_MAMP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1",
+ "location": {
+ "column": "9",
+ "line": "5479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470573@macro@DAC_CR_MAMP1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_0",
+ "location": {
+ "column": "9",
+ "line": "5480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470673@macro@DAC_CR_MAMP1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_1",
+ "location": {
+ "column": "9",
+ "line": "5481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470773@macro@DAC_CR_MAMP1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_2",
+ "location": {
+ "column": "9",
+ "line": "5482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470873@macro@DAC_CR_MAMP1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP1_3",
+ "location": {
+ "column": "9",
+ "line": "5483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@470975@macro@DAC_CR_DMAEN1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471056@macro@DAC_CR_DMAEN1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471156@macro@DAC_CR_DMAEN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN1",
+ "location": {
+ "column": "9",
+ "line": "5487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471267@macro@DAC_CR_DMAUDRIE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471348@macro@DAC_CR_DMAUDRIE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471448@macro@DAC_CR_DMAUDRIE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE1",
+ "location": {
+ "column": "9",
+ "line": "5490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471577@macro@DAC_CR_EN2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471658@macro@DAC_CR_EN2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471758@macro@DAC_CR_EN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_EN2",
+ "location": {
+ "column": "9",
+ "line": "5493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_EN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471865@macro@DAC_CR_BOFF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@471946@macro@DAC_CR_BOFF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472046@macro@DAC_CR_BOFF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_BOFF2",
+ "location": {
+ "column": "9",
+ "line": "5496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_BOFF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472168@macro@DAC_CR_TEN2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472249@macro@DAC_CR_TEN2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472349@macro@DAC_CR_TEN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TEN2",
+ "location": {
+ "column": "9",
+ "line": "5499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TEN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472466@macro@DAC_CR_TSEL2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472547@macro@DAC_CR_TSEL2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472647@macro@DAC_CR_TSEL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2",
+ "location": {
+ "column": "9",
+ "line": "5503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472778@macro@DAC_CR_TSEL2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2_0",
+ "location": {
+ "column": "9",
+ "line": "5504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472878@macro@DAC_CR_TSEL2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2_1",
+ "location": {
+ "column": "9",
+ "line": "5505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@472978@macro@DAC_CR_TSEL2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_TSEL2_2",
+ "location": {
+ "column": "9",
+ "line": "5506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_TSEL2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473080@macro@DAC_CR_WAVE2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473161@macro@DAC_CR_WAVE2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473261@macro@DAC_CR_WAVE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE2",
+ "location": {
+ "column": "9",
+ "line": "5510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473412@macro@DAC_CR_WAVE2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE2_0",
+ "location": {
+ "column": "9",
+ "line": "5511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473512@macro@DAC_CR_WAVE2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_WAVE2_1",
+ "location": {
+ "column": "9",
+ "line": "5512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_WAVE2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473614@macro@DAC_CR_MAMP2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473695@macro@DAC_CR_MAMP2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473795@macro@DAC_CR_MAMP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2",
+ "location": {
+ "column": "9",
+ "line": "5516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@473932@macro@DAC_CR_MAMP2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_0",
+ "location": {
+ "column": "9",
+ "line": "5517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474032@macro@DAC_CR_MAMP2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_1",
+ "location": {
+ "column": "9",
+ "line": "5518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474132@macro@DAC_CR_MAMP2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_2",
+ "location": {
+ "column": "9",
+ "line": "5519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474232@macro@DAC_CR_MAMP2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_MAMP2_3",
+ "location": {
+ "column": "9",
+ "line": "5520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_MAMP2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474334@macro@DAC_CR_DMAEN2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474415@macro@DAC_CR_DMAEN2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474515@macro@DAC_CR_DMAEN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAEN2",
+ "location": {
+ "column": "9",
+ "line": "5524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAEN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474627@macro@DAC_CR_DMAUDRIE2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474708@macro@DAC_CR_DMAUDRIE2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@474808@macro@DAC_CR_DMAUDRIE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_CR_DMAUDRIE2",
+ "location": {
+ "column": "9",
+ "line": "5527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_CR_DMAUDRIE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475021@macro@DAC_SWTRIGR_SWTRIG1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475102@macro@DAC_SWTRIGR_SWTRIG1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475202@macro@DAC_SWTRIGR_SWTRIG1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG1",
+ "location": {
+ "column": "9",
+ "line": "5532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475319@macro@DAC_SWTRIGR_SWTRIG2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475400@macro@DAC_SWTRIGR_SWTRIG2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475500@macro@DAC_SWTRIGR_SWTRIG2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SWTRIGR_SWTRIG2",
+ "location": {
+ "column": "9",
+ "line": "5535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SWTRIGR_SWTRIG2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475701@macro@DAC_DHR12R1_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R1_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R1_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475782@macro@DAC_DHR12R1_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R1_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R1_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@475882@macro@DAC_DHR12R1_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R1_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R1_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476092@macro@DAC_DHR12L1_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L1_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L1_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476173@macro@DAC_DHR12L1_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L1_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L1_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476273@macro@DAC_DHR12L1_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L1_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L1_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476482@macro@DAC_DHR8R1_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R1_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R1_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476563@macro@DAC_DHR8R1_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R1_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R1_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476663@macro@DAC_DHR8R1_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R1_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R1_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476872@macro@DAC_DHR12R2_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R2_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R2_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@476953@macro@DAC_DHR12R2_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R2_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R2_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477053@macro@DAC_DHR12R2_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12R2_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12R2_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477263@macro@DAC_DHR12L2_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L2_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L2_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477344@macro@DAC_DHR12L2_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L2_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L2_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477444@macro@DAC_DHR12L2_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12L2_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12L2_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477653@macro@DAC_DHR8R2_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R2_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R2_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477734@macro@DAC_DHR8R2_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R2_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R2_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@477834@macro@DAC_DHR8R2_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8R2_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8R2_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478043@macro@DAC_DHR12RD_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478124@macro@DAC_DHR12RD_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478224@macro@DAC_DHR12RD_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478350@macro@DAC_DHR12RD_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478431@macro@DAC_DHR12RD_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478531@macro@DAC_DHR12RD_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12RD_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12RD_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478741@macro@DAC_DHR12LD_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478822@macro@DAC_DHR12LD_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@478922@macro@DAC_DHR12LD_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479047@macro@DAC_DHR12LD_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479128@macro@DAC_DHR12LD_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479228@macro@DAC_DHR12LD_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR12LD_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR12LD_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479437@macro@DAC_DHR8RD_DACC1DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC1DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC1DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479518@macro@DAC_DHR8RD_DACC1DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC1DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC1DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479618@macro@DAC_DHR8RD_DACC1DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC1DHR",
+ "location": {
+ "column": "9",
+ "line": "5586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC1DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479743@macro@DAC_DHR8RD_DACC2DHR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC2DHR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC2DHR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479824@macro@DAC_DHR8RD_DACC2DHR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC2DHR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC2DHR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@479924@macro@DAC_DHR8RD_DACC2DHR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DHR8RD_DACC2DHR",
+ "location": {
+ "column": "9",
+ "line": "5589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DHR8RD_DACC2DHR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480133@macro@DAC_DOR1_DACC1DOR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR1_DACC1DOR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR1_DACC1DOR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480214@macro@DAC_DOR1_DACC1DOR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR1_DACC1DOR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR1_DACC1DOR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480314@macro@DAC_DOR1_DACC1DOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR1_DACC1DOR",
+ "location": {
+ "column": "9",
+ "line": "5594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR1_DACC1DOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480510@macro@DAC_DOR2_DACC2DOR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR2_DACC2DOR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR2_DACC2DOR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480591@macro@DAC_DOR2_DACC2DOR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR2_DACC2DOR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR2_DACC2DOR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480691@macro@DAC_DOR2_DACC2DOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_DOR2_DACC2DOR",
+ "location": {
+ "column": "9",
+ "line": "5599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_DOR2_DACC2DOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480887@macro@DAC_SR_DMAUDR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@480968@macro@DAC_SR_DMAUDR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@481068@macro@DAC_SR_DMAUDR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR1",
+ "location": {
+ "column": "9",
+ "line": "5604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@481186@macro@DAC_SR_DMAUDR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@481267@macro@DAC_SR_DMAUDR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@481367@macro@DAC_SR_DMAUDR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_SR_DMAUDR2",
+ "location": {
+ "column": "9",
+ "line": "5607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DAC_SR_DMAUDR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@481979@macro@DCMI_CR_CAPTURE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CAPTURE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CAPTURE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482060@macro@DCMI_CR_CAPTURE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CAPTURE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CAPTURE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482160@macro@DCMI_CR_CAPTURE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CAPTURE",
+ "location": {
+ "column": "9",
+ "line": "5617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CAPTURE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482241@macro@DCMI_CR_CM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CM_Pos",
+ "location": {
+ "column": "9",
+ "line": "5618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482322@macro@DCMI_CR_CM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CM_Msk",
+ "location": {
+ "column": "9",
+ "line": "5619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482422@macro@DCMI_CR_CM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CM",
+ "location": {
+ "column": "9",
+ "line": "5620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482503@macro@DCMI_CR_CROP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CROP_Pos",
+ "location": {
+ "column": "9",
+ "line": "5621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CROP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482584@macro@DCMI_CR_CROP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CROP_Msk",
+ "location": {
+ "column": "9",
+ "line": "5622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CROP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482684@macro@DCMI_CR_CROP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CROP",
+ "location": {
+ "column": "9",
+ "line": "5623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CROP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482765@macro@DCMI_CR_JPEG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_JPEG_Pos",
+ "location": {
+ "column": "9",
+ "line": "5624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_JPEG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482846@macro@DCMI_CR_JPEG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_JPEG_Msk",
+ "location": {
+ "column": "9",
+ "line": "5625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_JPEG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@482946@macro@DCMI_CR_JPEG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_JPEG",
+ "location": {
+ "column": "9",
+ "line": "5626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_JPEG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483027@macro@DCMI_CR_ESS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ESS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ESS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483108@macro@DCMI_CR_ESS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ESS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ESS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483208@macro@DCMI_CR_ESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ESS",
+ "location": {
+ "column": "9",
+ "line": "5629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483289@macro@DCMI_CR_PCKPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_PCKPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_PCKPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483370@macro@DCMI_CR_PCKPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_PCKPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_PCKPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483470@macro@DCMI_CR_PCKPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_PCKPOL",
+ "location": {
+ "column": "9",
+ "line": "5632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_PCKPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483551@macro@DCMI_CR_HSPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_HSPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_HSPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483632@macro@DCMI_CR_HSPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_HSPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_HSPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483732@macro@DCMI_CR_HSPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_HSPOL",
+ "location": {
+ "column": "9",
+ "line": "5635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_HSPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483813@macro@DCMI_CR_VSPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_VSPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_VSPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483894@macro@DCMI_CR_VSPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_VSPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_VSPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@483994@macro@DCMI_CR_VSPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_VSPOL",
+ "location": {
+ "column": "9",
+ "line": "5638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_VSPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484075@macro@DCMI_CR_FCRC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_FCRC_0",
+ "location": {
+ "column": "9",
+ "line": "5639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_FCRC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484156@macro@DCMI_CR_FCRC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_FCRC_1",
+ "location": {
+ "column": "9",
+ "line": "5640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_FCRC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484237@macro@DCMI_CR_EDM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_EDM_0",
+ "location": {
+ "column": "9",
+ "line": "5641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_EDM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484318@macro@DCMI_CR_EDM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_EDM_1",
+ "location": {
+ "column": "9",
+ "line": "5642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_EDM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484399@macro@DCMI_CR_CRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484480@macro@DCMI_CR_CRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484580@macro@DCMI_CR_CRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_CRE",
+ "location": {
+ "column": "9",
+ "line": "5645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_CRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484661@macro@DCMI_CR_ENABLE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ENABLE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ENABLE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484742@macro@DCMI_CR_ENABLE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ENABLE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ENABLE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@484842@macro@DCMI_CR_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CR_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "5648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CR_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485007@macro@DCMI_SR_HSYNC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_HSYNC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_HSYNC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485088@macro@DCMI_SR_HSYNC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_HSYNC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_HSYNC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485188@macro@DCMI_SR_HSYNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_HSYNC",
+ "location": {
+ "column": "9",
+ "line": "5653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_HSYNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485269@macro@DCMI_SR_VSYNC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_VSYNC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_VSYNC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485350@macro@DCMI_SR_VSYNC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_VSYNC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_VSYNC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485450@macro@DCMI_SR_VSYNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_VSYNC",
+ "location": {
+ "column": "9",
+ "line": "5656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_VSYNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485531@macro@DCMI_SR_FNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_FNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_FNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485612@macro@DCMI_SR_FNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_FNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_FNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485712@macro@DCMI_SR_FNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_SR_FNE",
+ "location": {
+ "column": "9",
+ "line": "5659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_SR_FNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485877@macro@DCMI_RIS_FRAME_RIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_FRAME_RIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_FRAME_RIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@485958@macro@DCMI_RIS_FRAME_RIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_FRAME_RIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_FRAME_RIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486058@macro@DCMI_RIS_FRAME_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_FRAME_RIS",
+ "location": {
+ "column": "9",
+ "line": "5664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_FRAME_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486139@macro@DCMI_RIS_OVR_RIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_OVR_RIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_OVR_RIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486220@macro@DCMI_RIS_OVR_RIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_OVR_RIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_OVR_RIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486320@macro@DCMI_RIS_OVR_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_OVR_RIS",
+ "location": {
+ "column": "9",
+ "line": "5667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_OVR_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486401@macro@DCMI_RIS_ERR_RIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_ERR_RIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_ERR_RIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486482@macro@DCMI_RIS_ERR_RIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_ERR_RIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_ERR_RIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486582@macro@DCMI_RIS_ERR_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_ERR_RIS",
+ "location": {
+ "column": "9",
+ "line": "5670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_ERR_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486663@macro@DCMI_RIS_VSYNC_RIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_VSYNC_RIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_VSYNC_RIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486744@macro@DCMI_RIS_VSYNC_RIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_VSYNC_RIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_VSYNC_RIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486844@macro@DCMI_RIS_VSYNC_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_VSYNC_RIS",
+ "location": {
+ "column": "9",
+ "line": "5673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_VSYNC_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@486925@macro@DCMI_RIS_LINE_RIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_LINE_RIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_LINE_RIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487006@macro@DCMI_RIS_LINE_RIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_LINE_RIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_LINE_RIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487106@macro@DCMI_RIS_LINE_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RIS_LINE_RIS",
+ "location": {
+ "column": "9",
+ "line": "5676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RIS_LINE_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487209@macro@DCMI_RISR_FRAME_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_FRAME_RIS",
+ "location": {
+ "column": "9",
+ "line": "5678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_FRAME_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487274@macro@DCMI_RISR_OVR_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_OVR_RIS",
+ "location": {
+ "column": "9",
+ "line": "5679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_OVR_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487337@macro@DCMI_RISR_ERR_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_ERR_RIS",
+ "location": {
+ "column": "9",
+ "line": "5680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_ERR_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487400@macro@DCMI_RISR_VSYNC_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_VSYNC_RIS",
+ "location": {
+ "column": "9",
+ "line": "5681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_VSYNC_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487465@macro@DCMI_RISR_LINE_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_LINE_RIS",
+ "location": {
+ "column": "9",
+ "line": "5682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_LINE_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487529@macro@DCMI_RISR_OVF_RIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_RISR_OVF_RIS",
+ "location": {
+ "column": "9",
+ "line": "5683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_RISR_OVF_RIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487676@macro@DCMI_IER_FRAME_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_FRAME_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_FRAME_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487757@macro@DCMI_IER_FRAME_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_FRAME_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_FRAME_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487857@macro@DCMI_IER_FRAME_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_FRAME_IE",
+ "location": {
+ "column": "9",
+ "line": "5688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_FRAME_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@487938@macro@DCMI_IER_OVR_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_OVR_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_OVR_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488019@macro@DCMI_IER_OVR_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_OVR_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_OVR_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488119@macro@DCMI_IER_OVR_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_OVR_IE",
+ "location": {
+ "column": "9",
+ "line": "5691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_OVR_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488200@macro@DCMI_IER_ERR_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_ERR_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_ERR_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488281@macro@DCMI_IER_ERR_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_ERR_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_ERR_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488381@macro@DCMI_IER_ERR_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_ERR_IE",
+ "location": {
+ "column": "9",
+ "line": "5694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_ERR_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488462@macro@DCMI_IER_VSYNC_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_VSYNC_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_VSYNC_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488543@macro@DCMI_IER_VSYNC_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_VSYNC_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_VSYNC_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488643@macro@DCMI_IER_VSYNC_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_VSYNC_IE",
+ "location": {
+ "column": "9",
+ "line": "5697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_VSYNC_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488724@macro@DCMI_IER_LINE_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_LINE_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_LINE_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488805@macro@DCMI_IER_LINE_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_LINE_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_LINE_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@488905@macro@DCMI_IER_LINE_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_LINE_IE",
+ "location": {
+ "column": "9",
+ "line": "5700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_LINE_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489008@macro@DCMI_IER_OVF_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IER_OVF_IE",
+ "location": {
+ "column": "9",
+ "line": "5702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_IER_OVF_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489154@macro@DCMI_MIS_FRAME_MIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_FRAME_MIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_FRAME_MIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489235@macro@DCMI_MIS_FRAME_MIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_FRAME_MIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_FRAME_MIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489335@macro@DCMI_MIS_FRAME_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_FRAME_MIS",
+ "location": {
+ "column": "9",
+ "line": "5707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_FRAME_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489416@macro@DCMI_MIS_OVR_MIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_OVR_MIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_OVR_MIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489497@macro@DCMI_MIS_OVR_MIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_OVR_MIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_OVR_MIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489597@macro@DCMI_MIS_OVR_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_OVR_MIS",
+ "location": {
+ "column": "9",
+ "line": "5710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_OVR_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489678@macro@DCMI_MIS_ERR_MIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_ERR_MIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_ERR_MIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489759@macro@DCMI_MIS_ERR_MIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_ERR_MIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_ERR_MIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489859@macro@DCMI_MIS_ERR_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_ERR_MIS",
+ "location": {
+ "column": "9",
+ "line": "5713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_ERR_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@489940@macro@DCMI_MIS_VSYNC_MIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_VSYNC_MIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_VSYNC_MIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490021@macro@DCMI_MIS_VSYNC_MIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_VSYNC_MIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_VSYNC_MIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490121@macro@DCMI_MIS_VSYNC_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_VSYNC_MIS",
+ "location": {
+ "column": "9",
+ "line": "5716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_VSYNC_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490202@macro@DCMI_MIS_LINE_MIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_LINE_MIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_LINE_MIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490283@macro@DCMI_MIS_LINE_MIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_LINE_MIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_LINE_MIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490383@macro@DCMI_MIS_LINE_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MIS_LINE_MIS",
+ "location": {
+ "column": "9",
+ "line": "5719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MIS_LINE_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490488@macro@DCMI_MISR_FRAME_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MISR_FRAME_MIS",
+ "location": {
+ "column": "9",
+ "line": "5722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MISR_FRAME_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490553@macro@DCMI_MISR_OVF_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MISR_OVF_MIS",
+ "location": {
+ "column": "9",
+ "line": "5723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MISR_OVF_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490616@macro@DCMI_MISR_ERR_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MISR_ERR_MIS",
+ "location": {
+ "column": "9",
+ "line": "5724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MISR_ERR_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490679@macro@DCMI_MISR_VSYNC_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MISR_VSYNC_MIS",
+ "location": {
+ "column": "9",
+ "line": "5725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MISR_VSYNC_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490744@macro@DCMI_MISR_LINE_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_MISR_LINE_MIS",
+ "location": {
+ "column": "9",
+ "line": "5726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_MISR_LINE_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490892@macro@DCMI_ICR_FRAME_ISC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_FRAME_ISC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_FRAME_ISC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@490973@macro@DCMI_ICR_FRAME_ISC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_FRAME_ISC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_FRAME_ISC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491073@macro@DCMI_ICR_FRAME_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_FRAME_ISC",
+ "location": {
+ "column": "9",
+ "line": "5731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_FRAME_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491154@macro@DCMI_ICR_OVR_ISC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_OVR_ISC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_OVR_ISC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491235@macro@DCMI_ICR_OVR_ISC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_OVR_ISC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_OVR_ISC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491335@macro@DCMI_ICR_OVR_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_OVR_ISC",
+ "location": {
+ "column": "9",
+ "line": "5734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_OVR_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491416@macro@DCMI_ICR_ERR_ISC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_ERR_ISC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_ERR_ISC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491497@macro@DCMI_ICR_ERR_ISC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_ERR_ISC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_ERR_ISC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491597@macro@DCMI_ICR_ERR_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_ERR_ISC",
+ "location": {
+ "column": "9",
+ "line": "5737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_ERR_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491678@macro@DCMI_ICR_VSYNC_ISC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_VSYNC_ISC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_VSYNC_ISC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491759@macro@DCMI_ICR_VSYNC_ISC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_VSYNC_ISC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_VSYNC_ISC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491859@macro@DCMI_ICR_VSYNC_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_VSYNC_ISC",
+ "location": {
+ "column": "9",
+ "line": "5740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_VSYNC_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@491940@macro@DCMI_ICR_LINE_ISC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_LINE_ISC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_LINE_ISC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492021@macro@DCMI_ICR_LINE_ISC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_LINE_ISC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_LINE_ISC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492121@macro@DCMI_ICR_LINE_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_LINE_ISC",
+ "location": {
+ "column": "9",
+ "line": "5743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_LINE_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492226@macro@DCMI_ICR_OVF_ISC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ICR_OVF_ISC",
+ "location": {
+ "column": "9",
+ "line": "5746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ICR_OVF_ISC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492375@macro@DCMI_ESCR_FSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492456@macro@DCMI_ESCR_FSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492556@macro@DCMI_ESCR_FSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FSC",
+ "location": {
+ "column": "9",
+ "line": "5751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492637@macro@DCMI_ESCR_LSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492718@macro@DCMI_ESCR_LSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492818@macro@DCMI_ESCR_LSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LSC",
+ "location": {
+ "column": "9",
+ "line": "5754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492899@macro@DCMI_ESCR_LEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@492980@macro@DCMI_ESCR_LEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493080@macro@DCMI_ESCR_LEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_LEC",
+ "location": {
+ "column": "9",
+ "line": "5757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_LEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493161@macro@DCMI_ESCR_FEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493242@macro@DCMI_ESCR_FEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493342@macro@DCMI_ESCR_FEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESCR_FEC",
+ "location": {
+ "column": "9",
+ "line": "5760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESCR_FEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493509@macro@DCMI_ESUR_FSU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FSU_Pos",
+ "location": {
+ "column": "9",
+ "line": "5763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FSU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493590@macro@DCMI_ESUR_FSU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FSU_Msk",
+ "location": {
+ "column": "9",
+ "line": "5764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FSU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493690@macro@DCMI_ESUR_FSU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FSU",
+ "location": {
+ "column": "9",
+ "line": "5765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FSU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493771@macro@DCMI_ESUR_LSU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LSU_Pos",
+ "location": {
+ "column": "9",
+ "line": "5766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LSU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493852@macro@DCMI_ESUR_LSU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LSU_Msk",
+ "location": {
+ "column": "9",
+ "line": "5767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LSU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@493952@macro@DCMI_ESUR_LSU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LSU",
+ "location": {
+ "column": "9",
+ "line": "5768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LSU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494033@macro@DCMI_ESUR_LEU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LEU_Pos",
+ "location": {
+ "column": "9",
+ "line": "5769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LEU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494114@macro@DCMI_ESUR_LEU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LEU_Msk",
+ "location": {
+ "column": "9",
+ "line": "5770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LEU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494214@macro@DCMI_ESUR_LEU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_LEU",
+ "location": {
+ "column": "9",
+ "line": "5771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_LEU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494295@macro@DCMI_ESUR_FEU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FEU_Pos",
+ "location": {
+ "column": "9",
+ "line": "5772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FEU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494376@macro@DCMI_ESUR_FEU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FEU_Msk",
+ "location": {
+ "column": "9",
+ "line": "5773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FEU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494476@macro@DCMI_ESUR_FEU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_ESUR_FEU",
+ "location": {
+ "column": "9",
+ "line": "5774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_ESUR_FEU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494645@macro@DCMI_CWSTRT_HOFFCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_HOFFCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "5777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_HOFFCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494726@macro@DCMI_CWSTRT_HOFFCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_HOFFCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "5778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_HOFFCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494826@macro@DCMI_CWSTRT_HOFFCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_HOFFCNT",
+ "location": {
+ "column": "9",
+ "line": "5779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_HOFFCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494907@macro@DCMI_CWSTRT_VST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_VST_Pos",
+ "location": {
+ "column": "9",
+ "line": "5780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_VST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@494988@macro@DCMI_CWSTRT_VST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_VST_Msk",
+ "location": {
+ "column": "9",
+ "line": "5781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_VST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495088@macro@DCMI_CWSTRT_VST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSTRT_VST",
+ "location": {
+ "column": "9",
+ "line": "5782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSTRT_VST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495257@macro@DCMI_CWSIZE_CAPCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_CAPCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "5785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_CAPCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495338@macro@DCMI_CWSIZE_CAPCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_CAPCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "5786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_CAPCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495438@macro@DCMI_CWSIZE_CAPCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_CAPCNT",
+ "location": {
+ "column": "9",
+ "line": "5787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_CAPCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495519@macro@DCMI_CWSIZE_VLINE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_VLINE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_VLINE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495600@macro@DCMI_CWSIZE_VLINE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_VLINE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_VLINE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495700@macro@DCMI_CWSIZE_VLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_CWSIZE_VLINE",
+ "location": {
+ "column": "9",
+ "line": "5790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_CWSIZE_VLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495868@macro@DCMI_DR_BYTE0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@495949@macro@DCMI_DR_BYTE0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496049@macro@DCMI_DR_BYTE0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE0",
+ "location": {
+ "column": "9",
+ "line": "5795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496130@macro@DCMI_DR_BYTE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496211@macro@DCMI_DR_BYTE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496311@macro@DCMI_DR_BYTE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE1",
+ "location": {
+ "column": "9",
+ "line": "5798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496392@macro@DCMI_DR_BYTE2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496473@macro@DCMI_DR_BYTE2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496573@macro@DCMI_DR_BYTE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE2",
+ "location": {
+ "column": "9",
+ "line": "5801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496654@macro@DCMI_DR_BYTE3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496735@macro@DCMI_DR_BYTE3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@496835@macro@DCMI_DR_BYTE3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_DR_BYTE3",
+ "location": {
+ "column": "9",
+ "line": "5804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DCMI_DR_BYTE3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497410@macro@DMA_SxCR_CHSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497491@macro@DMA_SxCR_CHSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497591@macro@DMA_SxCR_CHSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL",
+ "location": {
+ "column": "9",
+ "line": "5814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497672@macro@DMA_SxCR_CHSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL_0",
+ "location": {
+ "column": "9",
+ "line": "5815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497753@macro@DMA_SxCR_CHSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL_1",
+ "location": {
+ "column": "9",
+ "line": "5816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497834@macro@DMA_SxCR_CHSEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CHSEL_2",
+ "location": {
+ "column": "9",
+ "line": "5817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CHSEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497915@macro@DMA_SxCR_MBURST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MBURST_Pos",
+ "location": {
+ "column": "9",
+ "line": "5818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MBURST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@497996@macro@DMA_SxCR_MBURST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MBURST_Msk",
+ "location": {
+ "column": "9",
+ "line": "5819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MBURST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498096@macro@DMA_SxCR_MBURST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MBURST",
+ "location": {
+ "column": "9",
+ "line": "5820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MBURST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498177@macro@DMA_SxCR_MBURST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MBURST_0",
+ "location": {
+ "column": "9",
+ "line": "5821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MBURST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498277@macro@DMA_SxCR_MBURST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MBURST_1",
+ "location": {
+ "column": "9",
+ "line": "5822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MBURST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498377@macro@DMA_SxCR_PBURST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PBURST_Pos",
+ "location": {
+ "column": "9",
+ "line": "5823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PBURST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498458@macro@DMA_SxCR_PBURST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PBURST_Msk",
+ "location": {
+ "column": "9",
+ "line": "5824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PBURST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498558@macro@DMA_SxCR_PBURST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PBURST",
+ "location": {
+ "column": "9",
+ "line": "5825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PBURST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498639@macro@DMA_SxCR_PBURST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PBURST_0",
+ "location": {
+ "column": "9",
+ "line": "5826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PBURST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498739@macro@DMA_SxCR_PBURST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PBURST_1",
+ "location": {
+ "column": "9",
+ "line": "5827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PBURST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498839@macro@DMA_SxCR_CT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CT_Pos",
+ "location": {
+ "column": "9",
+ "line": "5828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@498920@macro@DMA_SxCR_CT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CT_Msk",
+ "location": {
+ "column": "9",
+ "line": "5829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499020@macro@DMA_SxCR_CT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CT",
+ "location": {
+ "column": "9",
+ "line": "5830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499101@macro@DMA_SxCR_DBM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DBM_Pos",
+ "location": {
+ "column": "9",
+ "line": "5831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DBM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499182@macro@DMA_SxCR_DBM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DBM_Msk",
+ "location": {
+ "column": "9",
+ "line": "5832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DBM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499282@macro@DMA_SxCR_DBM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DBM",
+ "location": {
+ "column": "9",
+ "line": "5833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DBM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499363@macro@DMA_SxCR_PL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499444@macro@DMA_SxCR_PL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499544@macro@DMA_SxCR_PL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PL",
+ "location": {
+ "column": "9",
+ "line": "5836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499625@macro@DMA_SxCR_PL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PL_0",
+ "location": {
+ "column": "9",
+ "line": "5837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499725@macro@DMA_SxCR_PL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PL_1",
+ "location": {
+ "column": "9",
+ "line": "5838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499825@macro@DMA_SxCR_PINCOS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINCOS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINCOS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@499906@macro@DMA_SxCR_PINCOS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINCOS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINCOS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500006@macro@DMA_SxCR_PINCOS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINCOS",
+ "location": {
+ "column": "9",
+ "line": "5841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINCOS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500087@macro@DMA_SxCR_MSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500168@macro@DMA_SxCR_MSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500268@macro@DMA_SxCR_MSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MSIZE",
+ "location": {
+ "column": "9",
+ "line": "5844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500349@macro@DMA_SxCR_MSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "5845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500449@macro@DMA_SxCR_MSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "5846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500549@macro@DMA_SxCR_PSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500630@macro@DMA_SxCR_PSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500730@macro@DMA_SxCR_PSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PSIZE",
+ "location": {
+ "column": "9",
+ "line": "5849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500811@macro@DMA_SxCR_PSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "5850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@500911@macro@DMA_SxCR_PSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "5851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501011@macro@DMA_SxCR_MINC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MINC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MINC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501092@macro@DMA_SxCR_MINC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MINC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MINC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501192@macro@DMA_SxCR_MINC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_MINC",
+ "location": {
+ "column": "9",
+ "line": "5854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_MINC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501273@macro@DMA_SxCR_PINC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501354@macro@DMA_SxCR_PINC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501454@macro@DMA_SxCR_PINC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PINC",
+ "location": {
+ "column": "9",
+ "line": "5857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PINC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501535@macro@DMA_SxCR_CIRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CIRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "5858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CIRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501616@macro@DMA_SxCR_CIRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CIRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "5859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CIRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501716@macro@DMA_SxCR_CIRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_CIRC",
+ "location": {
+ "column": "9",
+ "line": "5860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_CIRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501797@macro@DMA_SxCR_DIR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DIR_Pos",
+ "location": {
+ "column": "9",
+ "line": "5861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DIR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501878@macro@DMA_SxCR_DIR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DIR_Msk",
+ "location": {
+ "column": "9",
+ "line": "5862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DIR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@501978@macro@DMA_SxCR_DIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DIR",
+ "location": {
+ "column": "9",
+ "line": "5863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502059@macro@DMA_SxCR_DIR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DIR_0",
+ "location": {
+ "column": "9",
+ "line": "5864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DIR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502159@macro@DMA_SxCR_DIR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DIR_1",
+ "location": {
+ "column": "9",
+ "line": "5865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DIR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502259@macro@DMA_SxCR_PFCTRL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PFCTRL_Pos",
+ "location": {
+ "column": "9",
+ "line": "5866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PFCTRL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502340@macro@DMA_SxCR_PFCTRL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PFCTRL_Msk",
+ "location": {
+ "column": "9",
+ "line": "5867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PFCTRL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502440@macro@DMA_SxCR_PFCTRL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_PFCTRL",
+ "location": {
+ "column": "9",
+ "line": "5868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_PFCTRL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502521@macro@DMA_SxCR_TCIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TCIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TCIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502602@macro@DMA_SxCR_TCIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TCIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TCIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502702@macro@DMA_SxCR_TCIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TCIE",
+ "location": {
+ "column": "9",
+ "line": "5871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TCIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502783@macro@DMA_SxCR_HTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_HTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_HTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502864@macro@DMA_SxCR_HTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_HTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_HTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@502964@macro@DMA_SxCR_HTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_HTIE",
+ "location": {
+ "column": "9",
+ "line": "5874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_HTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503045@macro@DMA_SxCR_TEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503126@macro@DMA_SxCR_TEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503226@macro@DMA_SxCR_TEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_TEIE",
+ "location": {
+ "column": "9",
+ "line": "5877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_TEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503307@macro@DMA_SxCR_DMEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DMEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DMEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503388@macro@DMA_SxCR_DMEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DMEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DMEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503488@macro@DMA_SxCR_DMEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_DMEIE",
+ "location": {
+ "column": "9",
+ "line": "5880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_DMEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503569@macro@DMA_SxCR_EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "5881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503650@macro@DMA_SxCR_EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "5882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503750@macro@DMA_SxCR_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_EN",
+ "location": {
+ "column": "9",
+ "line": "5883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503855@macro@DMA_SxCR_ACK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_ACK_Pos",
+ "location": {
+ "column": "9",
+ "line": "5886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_ACK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@503936@macro@DMA_SxCR_ACK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_ACK_Msk",
+ "location": {
+ "column": "9",
+ "line": "5887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_ACK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504036@macro@DMA_SxCR_ACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxCR_ACK",
+ "location": {
+ "column": "9",
+ "line": "5888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxCR_ACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504201@macro@DMA_SxNDT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_Pos",
+ "location": {
+ "column": "9",
+ "line": "5891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504282@macro@DMA_SxNDT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_Msk",
+ "location": {
+ "column": "9",
+ "line": "5892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504382@macro@DMA_SxNDT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT",
+ "location": {
+ "column": "9",
+ "line": "5893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504463@macro@DMA_SxNDT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_0",
+ "location": {
+ "column": "9",
+ "line": "5894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504563@macro@DMA_SxNDT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_1",
+ "location": {
+ "column": "9",
+ "line": "5895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504663@macro@DMA_SxNDT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_2",
+ "location": {
+ "column": "9",
+ "line": "5896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504763@macro@DMA_SxNDT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_3",
+ "location": {
+ "column": "9",
+ "line": "5897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504863@macro@DMA_SxNDT_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_4",
+ "location": {
+ "column": "9",
+ "line": "5898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@504963@macro@DMA_SxNDT_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_5",
+ "location": {
+ "column": "9",
+ "line": "5899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505063@macro@DMA_SxNDT_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_6",
+ "location": {
+ "column": "9",
+ "line": "5900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505163@macro@DMA_SxNDT_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_7",
+ "location": {
+ "column": "9",
+ "line": "5901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505263@macro@DMA_SxNDT_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_8",
+ "location": {
+ "column": "9",
+ "line": "5902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505363@macro@DMA_SxNDT_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_9",
+ "location": {
+ "column": "9",
+ "line": "5903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505463@macro@DMA_SxNDT_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_10",
+ "location": {
+ "column": "9",
+ "line": "5904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505563@macro@DMA_SxNDT_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_11",
+ "location": {
+ "column": "9",
+ "line": "5905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505663@macro@DMA_SxNDT_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_12",
+ "location": {
+ "column": "9",
+ "line": "5906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505763@macro@DMA_SxNDT_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_13",
+ "location": {
+ "column": "9",
+ "line": "5907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505863@macro@DMA_SxNDT_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_14",
+ "location": {
+ "column": "9",
+ "line": "5908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@505963@macro@DMA_SxNDT_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxNDT_15",
+ "location": {
+ "column": "9",
+ "line": "5909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxNDT_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506148@macro@DMA_SxFCR_FEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "5912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506229@macro@DMA_SxFCR_FEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "5913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506329@macro@DMA_SxFCR_FEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FEIE",
+ "location": {
+ "column": "9",
+ "line": "5914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506410@macro@DMA_SxFCR_FS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506491@macro@DMA_SxFCR_FS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506591@macro@DMA_SxFCR_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS",
+ "location": {
+ "column": "9",
+ "line": "5917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506672@macro@DMA_SxFCR_FS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS_0",
+ "location": {
+ "column": "9",
+ "line": "5918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506772@macro@DMA_SxFCR_FS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS_1",
+ "location": {
+ "column": "9",
+ "line": "5919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506872@macro@DMA_SxFCR_FS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FS_2",
+ "location": {
+ "column": "9",
+ "line": "5920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@506972@macro@DMA_SxFCR_DMDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_DMDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "5921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_DMDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507053@macro@DMA_SxFCR_DMDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_DMDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "5922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_DMDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507153@macro@DMA_SxFCR_DMDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_DMDIS",
+ "location": {
+ "column": "9",
+ "line": "5923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_DMDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507234@macro@DMA_SxFCR_FTH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FTH_Pos",
+ "location": {
+ "column": "9",
+ "line": "5924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FTH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507315@macro@DMA_SxFCR_FTH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FTH_Msk",
+ "location": {
+ "column": "9",
+ "line": "5925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FTH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507415@macro@DMA_SxFCR_FTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FTH",
+ "location": {
+ "column": "9",
+ "line": "5926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507496@macro@DMA_SxFCR_FTH_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FTH_0",
+ "location": {
+ "column": "9",
+ "line": "5927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FTH_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507596@macro@DMA_SxFCR_FTH_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxFCR_FTH_1",
+ "location": {
+ "column": "9",
+ "line": "5928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxFCR_FTH_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507781@macro@DMA_LISR_TCIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507862@macro@DMA_LISR_TCIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@507962@macro@DMA_LISR_TCIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF3",
+ "location": {
+ "column": "9",
+ "line": "5933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508043@macro@DMA_LISR_HTIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508124@macro@DMA_LISR_HTIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508224@macro@DMA_LISR_HTIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF3",
+ "location": {
+ "column": "9",
+ "line": "5936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508305@macro@DMA_LISR_TEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508386@macro@DMA_LISR_TEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508486@macro@DMA_LISR_TEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF3",
+ "location": {
+ "column": "9",
+ "line": "5939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508567@macro@DMA_LISR_DMEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508648@macro@DMA_LISR_DMEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508748@macro@DMA_LISR_DMEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF3",
+ "location": {
+ "column": "9",
+ "line": "5942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508829@macro@DMA_LISR_FEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "5943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@508910@macro@DMA_LISR_FEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "5944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509010@macro@DMA_LISR_FEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF3",
+ "location": {
+ "column": "9",
+ "line": "5945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509091@macro@DMA_LISR_TCIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509172@macro@DMA_LISR_TCIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509272@macro@DMA_LISR_TCIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF2",
+ "location": {
+ "column": "9",
+ "line": "5948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509353@macro@DMA_LISR_HTIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509434@macro@DMA_LISR_HTIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509534@macro@DMA_LISR_HTIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF2",
+ "location": {
+ "column": "9",
+ "line": "5951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509615@macro@DMA_LISR_TEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509696@macro@DMA_LISR_TEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509796@macro@DMA_LISR_TEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF2",
+ "location": {
+ "column": "9",
+ "line": "5954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509877@macro@DMA_LISR_DMEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@509958@macro@DMA_LISR_DMEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510058@macro@DMA_LISR_DMEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF2",
+ "location": {
+ "column": "9",
+ "line": "5957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510139@macro@DMA_LISR_FEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "5958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510220@macro@DMA_LISR_FEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "5959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510320@macro@DMA_LISR_FEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF2",
+ "location": {
+ "column": "9",
+ "line": "5960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510401@macro@DMA_LISR_TCIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510482@macro@DMA_LISR_TCIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510582@macro@DMA_LISR_TCIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF1",
+ "location": {
+ "column": "9",
+ "line": "5963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510663@macro@DMA_LISR_HTIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510744@macro@DMA_LISR_HTIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510844@macro@DMA_LISR_HTIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF1",
+ "location": {
+ "column": "9",
+ "line": "5966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@510925@macro@DMA_LISR_TEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511006@macro@DMA_LISR_TEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511106@macro@DMA_LISR_TEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF1",
+ "location": {
+ "column": "9",
+ "line": "5969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511187@macro@DMA_LISR_DMEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511268@macro@DMA_LISR_DMEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511368@macro@DMA_LISR_DMEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF1",
+ "location": {
+ "column": "9",
+ "line": "5972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511449@macro@DMA_LISR_FEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "5973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511530@macro@DMA_LISR_FEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "5974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511630@macro@DMA_LISR_FEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF1",
+ "location": {
+ "column": "9",
+ "line": "5975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511711@macro@DMA_LISR_TCIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511792@macro@DMA_LISR_TCIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511892@macro@DMA_LISR_TCIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TCIF0",
+ "location": {
+ "column": "9",
+ "line": "5978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TCIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@511973@macro@DMA_LISR_HTIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512054@macro@DMA_LISR_HTIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512154@macro@DMA_LISR_HTIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_HTIF0",
+ "location": {
+ "column": "9",
+ "line": "5981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_HTIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512235@macro@DMA_LISR_TEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512316@macro@DMA_LISR_TEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512416@macro@DMA_LISR_TEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_TEIF0",
+ "location": {
+ "column": "9",
+ "line": "5984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_TEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512497@macro@DMA_LISR_DMEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512578@macro@DMA_LISR_DMEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512678@macro@DMA_LISR_DMEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_DMEIF0",
+ "location": {
+ "column": "9",
+ "line": "5987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_DMEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512759@macro@DMA_LISR_FEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "5988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512840@macro@DMA_LISR_FEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "5989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@512940@macro@DMA_LISR_FEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LISR_FEIF0",
+ "location": {
+ "column": "9",
+ "line": "5990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LISR_FEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513106@macro@DMA_HISR_TCIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513187@macro@DMA_HISR_TCIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513287@macro@DMA_HISR_TCIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF7",
+ "location": {
+ "column": "9",
+ "line": "5995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513368@macro@DMA_HISR_HTIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513449@macro@DMA_HISR_HTIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "5997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513549@macro@DMA_HISR_HTIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF7",
+ "location": {
+ "column": "9",
+ "line": "5998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513630@macro@DMA_HISR_TEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "5999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513711@macro@DMA_HISR_TEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513811@macro@DMA_HISR_TEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF7",
+ "location": {
+ "column": "9",
+ "line": "6001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513892@macro@DMA_HISR_DMEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@513973@macro@DMA_HISR_DMEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514073@macro@DMA_HISR_DMEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF7",
+ "location": {
+ "column": "9",
+ "line": "6004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514154@macro@DMA_HISR_FEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514235@macro@DMA_HISR_FEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514335@macro@DMA_HISR_FEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF7",
+ "location": {
+ "column": "9",
+ "line": "6007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514416@macro@DMA_HISR_TCIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514497@macro@DMA_HISR_TCIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514597@macro@DMA_HISR_TCIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF6",
+ "location": {
+ "column": "9",
+ "line": "6010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514678@macro@DMA_HISR_HTIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514759@macro@DMA_HISR_HTIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514859@macro@DMA_HISR_HTIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF6",
+ "location": {
+ "column": "9",
+ "line": "6013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@514940@macro@DMA_HISR_TEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515021@macro@DMA_HISR_TEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515121@macro@DMA_HISR_TEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF6",
+ "location": {
+ "column": "9",
+ "line": "6016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515202@macro@DMA_HISR_DMEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515283@macro@DMA_HISR_DMEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515383@macro@DMA_HISR_DMEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF6",
+ "location": {
+ "column": "9",
+ "line": "6019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515464@macro@DMA_HISR_FEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515545@macro@DMA_HISR_FEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515645@macro@DMA_HISR_FEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF6",
+ "location": {
+ "column": "9",
+ "line": "6022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515726@macro@DMA_HISR_TCIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515807@macro@DMA_HISR_TCIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515907@macro@DMA_HISR_TCIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF5",
+ "location": {
+ "column": "9",
+ "line": "6025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@515988@macro@DMA_HISR_HTIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516069@macro@DMA_HISR_HTIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516169@macro@DMA_HISR_HTIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF5",
+ "location": {
+ "column": "9",
+ "line": "6028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516250@macro@DMA_HISR_TEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516331@macro@DMA_HISR_TEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516431@macro@DMA_HISR_TEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF5",
+ "location": {
+ "column": "9",
+ "line": "6031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516512@macro@DMA_HISR_DMEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516593@macro@DMA_HISR_DMEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516693@macro@DMA_HISR_DMEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF5",
+ "location": {
+ "column": "9",
+ "line": "6034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516774@macro@DMA_HISR_FEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516855@macro@DMA_HISR_FEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@516955@macro@DMA_HISR_FEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF5",
+ "location": {
+ "column": "9",
+ "line": "6037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517036@macro@DMA_HISR_TCIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517117@macro@DMA_HISR_TCIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517217@macro@DMA_HISR_TCIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TCIF4",
+ "location": {
+ "column": "9",
+ "line": "6040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TCIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517298@macro@DMA_HISR_HTIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517379@macro@DMA_HISR_HTIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517479@macro@DMA_HISR_HTIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_HTIF4",
+ "location": {
+ "column": "9",
+ "line": "6043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_HTIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517560@macro@DMA_HISR_TEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517641@macro@DMA_HISR_TEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517741@macro@DMA_HISR_TEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_TEIF4",
+ "location": {
+ "column": "9",
+ "line": "6046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_TEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517822@macro@DMA_HISR_DMEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@517903@macro@DMA_HISR_DMEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518003@macro@DMA_HISR_DMEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_DMEIF4",
+ "location": {
+ "column": "9",
+ "line": "6049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_DMEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518084@macro@DMA_HISR_FEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518165@macro@DMA_HISR_FEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518265@macro@DMA_HISR_FEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HISR_FEIF4",
+ "location": {
+ "column": "9",
+ "line": "6052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HISR_FEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518431@macro@DMA_LIFCR_CTCIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518512@macro@DMA_LIFCR_CTCIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518612@macro@DMA_LIFCR_CTCIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF3",
+ "location": {
+ "column": "9",
+ "line": "6057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518693@macro@DMA_LIFCR_CHTIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518774@macro@DMA_LIFCR_CHTIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518874@macro@DMA_LIFCR_CHTIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF3",
+ "location": {
+ "column": "9",
+ "line": "6060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@518955@macro@DMA_LIFCR_CTEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519036@macro@DMA_LIFCR_CTEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519136@macro@DMA_LIFCR_CTEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF3",
+ "location": {
+ "column": "9",
+ "line": "6063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519217@macro@DMA_LIFCR_CDMEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519298@macro@DMA_LIFCR_CDMEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519398@macro@DMA_LIFCR_CDMEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF3",
+ "location": {
+ "column": "9",
+ "line": "6066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519479@macro@DMA_LIFCR_CFEIF3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519560@macro@DMA_LIFCR_CFEIF3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519660@macro@DMA_LIFCR_CFEIF3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF3",
+ "location": {
+ "column": "9",
+ "line": "6069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519741@macro@DMA_LIFCR_CTCIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519822@macro@DMA_LIFCR_CTCIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@519922@macro@DMA_LIFCR_CTCIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF2",
+ "location": {
+ "column": "9",
+ "line": "6072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520003@macro@DMA_LIFCR_CHTIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520084@macro@DMA_LIFCR_CHTIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520184@macro@DMA_LIFCR_CHTIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF2",
+ "location": {
+ "column": "9",
+ "line": "6075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520265@macro@DMA_LIFCR_CTEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520346@macro@DMA_LIFCR_CTEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520446@macro@DMA_LIFCR_CTEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF2",
+ "location": {
+ "column": "9",
+ "line": "6078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520527@macro@DMA_LIFCR_CDMEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520608@macro@DMA_LIFCR_CDMEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520708@macro@DMA_LIFCR_CDMEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF2",
+ "location": {
+ "column": "9",
+ "line": "6081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520789@macro@DMA_LIFCR_CFEIF2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520870@macro@DMA_LIFCR_CFEIF2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@520970@macro@DMA_LIFCR_CFEIF2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF2",
+ "location": {
+ "column": "9",
+ "line": "6084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521051@macro@DMA_LIFCR_CTCIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521132@macro@DMA_LIFCR_CTCIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521232@macro@DMA_LIFCR_CTCIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF1",
+ "location": {
+ "column": "9",
+ "line": "6087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521313@macro@DMA_LIFCR_CHTIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521394@macro@DMA_LIFCR_CHTIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521494@macro@DMA_LIFCR_CHTIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF1",
+ "location": {
+ "column": "9",
+ "line": "6090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521575@macro@DMA_LIFCR_CTEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521656@macro@DMA_LIFCR_CTEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521756@macro@DMA_LIFCR_CTEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF1",
+ "location": {
+ "column": "9",
+ "line": "6093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521837@macro@DMA_LIFCR_CDMEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@521918@macro@DMA_LIFCR_CDMEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522018@macro@DMA_LIFCR_CDMEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF1",
+ "location": {
+ "column": "9",
+ "line": "6096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522099@macro@DMA_LIFCR_CFEIF1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522180@macro@DMA_LIFCR_CFEIF1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522280@macro@DMA_LIFCR_CFEIF1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF1",
+ "location": {
+ "column": "9",
+ "line": "6099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522361@macro@DMA_LIFCR_CTCIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522442@macro@DMA_LIFCR_CTCIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522542@macro@DMA_LIFCR_CTCIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTCIF0",
+ "location": {
+ "column": "9",
+ "line": "6102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTCIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522623@macro@DMA_LIFCR_CHTIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522704@macro@DMA_LIFCR_CHTIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522804@macro@DMA_LIFCR_CHTIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CHTIF0",
+ "location": {
+ "column": "9",
+ "line": "6105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CHTIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522885@macro@DMA_LIFCR_CTEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@522966@macro@DMA_LIFCR_CTEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523066@macro@DMA_LIFCR_CTEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CTEIF0",
+ "location": {
+ "column": "9",
+ "line": "6108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CTEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523147@macro@DMA_LIFCR_CDMEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523228@macro@DMA_LIFCR_CDMEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523328@macro@DMA_LIFCR_CDMEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CDMEIF0",
+ "location": {
+ "column": "9",
+ "line": "6111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CDMEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523409@macro@DMA_LIFCR_CFEIF0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523490@macro@DMA_LIFCR_CFEIF0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523590@macro@DMA_LIFCR_CFEIF0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_LIFCR_CFEIF0",
+ "location": {
+ "column": "9",
+ "line": "6114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_LIFCR_CFEIF0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523757@macro@DMA_HIFCR_CTCIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523838@macro@DMA_HIFCR_CTCIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@523938@macro@DMA_HIFCR_CTCIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF7",
+ "location": {
+ "column": "9",
+ "line": "6119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524019@macro@DMA_HIFCR_CHTIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524100@macro@DMA_HIFCR_CHTIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524200@macro@DMA_HIFCR_CHTIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF7",
+ "location": {
+ "column": "9",
+ "line": "6122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524281@macro@DMA_HIFCR_CTEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524362@macro@DMA_HIFCR_CTEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524462@macro@DMA_HIFCR_CTEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF7",
+ "location": {
+ "column": "9",
+ "line": "6125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524543@macro@DMA_HIFCR_CDMEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524624@macro@DMA_HIFCR_CDMEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524724@macro@DMA_HIFCR_CDMEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF7",
+ "location": {
+ "column": "9",
+ "line": "6128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524805@macro@DMA_HIFCR_CFEIF7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524886@macro@DMA_HIFCR_CFEIF7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@524986@macro@DMA_HIFCR_CFEIF7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF7",
+ "location": {
+ "column": "9",
+ "line": "6131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525067@macro@DMA_HIFCR_CTCIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525148@macro@DMA_HIFCR_CTCIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525248@macro@DMA_HIFCR_CTCIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF6",
+ "location": {
+ "column": "9",
+ "line": "6134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525329@macro@DMA_HIFCR_CHTIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525410@macro@DMA_HIFCR_CHTIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525510@macro@DMA_HIFCR_CHTIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF6",
+ "location": {
+ "column": "9",
+ "line": "6137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525591@macro@DMA_HIFCR_CTEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525672@macro@DMA_HIFCR_CTEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525772@macro@DMA_HIFCR_CTEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF6",
+ "location": {
+ "column": "9",
+ "line": "6140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525853@macro@DMA_HIFCR_CDMEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@525934@macro@DMA_HIFCR_CDMEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526034@macro@DMA_HIFCR_CDMEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF6",
+ "location": {
+ "column": "9",
+ "line": "6143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526115@macro@DMA_HIFCR_CFEIF6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526196@macro@DMA_HIFCR_CFEIF6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526296@macro@DMA_HIFCR_CFEIF6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF6",
+ "location": {
+ "column": "9",
+ "line": "6146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526377@macro@DMA_HIFCR_CTCIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526458@macro@DMA_HIFCR_CTCIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526558@macro@DMA_HIFCR_CTCIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF5",
+ "location": {
+ "column": "9",
+ "line": "6149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526639@macro@DMA_HIFCR_CHTIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526720@macro@DMA_HIFCR_CHTIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526820@macro@DMA_HIFCR_CHTIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF5",
+ "location": {
+ "column": "9",
+ "line": "6152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526901@macro@DMA_HIFCR_CTEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@526982@macro@DMA_HIFCR_CTEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527082@macro@DMA_HIFCR_CTEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF5",
+ "location": {
+ "column": "9",
+ "line": "6155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527163@macro@DMA_HIFCR_CDMEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527244@macro@DMA_HIFCR_CDMEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527344@macro@DMA_HIFCR_CDMEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF5",
+ "location": {
+ "column": "9",
+ "line": "6158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527425@macro@DMA_HIFCR_CFEIF5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527506@macro@DMA_HIFCR_CFEIF5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527606@macro@DMA_HIFCR_CFEIF5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF5",
+ "location": {
+ "column": "9",
+ "line": "6161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527687@macro@DMA_HIFCR_CTCIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527768@macro@DMA_HIFCR_CTCIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527868@macro@DMA_HIFCR_CTCIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTCIF4",
+ "location": {
+ "column": "9",
+ "line": "6164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTCIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@527949@macro@DMA_HIFCR_CHTIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528030@macro@DMA_HIFCR_CHTIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528130@macro@DMA_HIFCR_CHTIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CHTIF4",
+ "location": {
+ "column": "9",
+ "line": "6167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CHTIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528211@macro@DMA_HIFCR_CTEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528292@macro@DMA_HIFCR_CTEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528392@macro@DMA_HIFCR_CTEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CTEIF4",
+ "location": {
+ "column": "9",
+ "line": "6170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CTEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528473@macro@DMA_HIFCR_CDMEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528554@macro@DMA_HIFCR_CDMEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528654@macro@DMA_HIFCR_CDMEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CDMEIF4",
+ "location": {
+ "column": "9",
+ "line": "6173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CDMEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528735@macro@DMA_HIFCR_CFEIF4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528816@macro@DMA_HIFCR_CFEIF4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@528916@macro@DMA_HIFCR_CFEIF4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_HIFCR_CFEIF4",
+ "location": {
+ "column": "9",
+ "line": "6176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_HIFCR_CFEIF4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529082@macro@DMA_SxPAR_PA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxPAR_PA_Pos",
+ "location": {
+ "column": "9",
+ "line": "6179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxPAR_PA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529163@macro@DMA_SxPAR_PA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxPAR_PA_Msk",
+ "location": {
+ "column": "9",
+ "line": "6180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxPAR_PA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529263@macro@DMA_SxPAR_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxPAR_PA",
+ "location": {
+ "column": "9",
+ "line": "6181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxPAR_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529456@macro@DMA_SxM0AR_M0A_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM0AR_M0A_Pos",
+ "location": {
+ "column": "9",
+ "line": "6184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM0AR_M0A_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529537@macro@DMA_SxM0AR_M0A_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM0AR_M0A_Msk",
+ "location": {
+ "column": "9",
+ "line": "6185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM0AR_M0A_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529637@macro@DMA_SxM0AR_M0A",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM0AR_M0A",
+ "location": {
+ "column": "9",
+ "line": "6186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM0AR_M0A",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529826@macro@DMA_SxM1AR_M1A_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM1AR_M1A_Pos",
+ "location": {
+ "column": "9",
+ "line": "6189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM1AR_M1A_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@529907@macro@DMA_SxM1AR_M1A_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM1AR_M1A_Msk",
+ "location": {
+ "column": "9",
+ "line": "6190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM1AR_M1A_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530007@macro@DMA_SxM1AR_M1A",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_SxM1AR_M1A",
+ "location": {
+ "column": "9",
+ "line": "6191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DMA_SxM1AR_M1A",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530606@macro@EXTI_IMR_MR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530687@macro@EXTI_IMR_MR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530787@macro@EXTI_IMR_MR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR0",
+ "location": {
+ "column": "9",
+ "line": "6202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530900@macro@EXTI_IMR_MR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@530981@macro@EXTI_IMR_MR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531081@macro@EXTI_IMR_MR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR1",
+ "location": {
+ "column": "9",
+ "line": "6205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531194@macro@EXTI_IMR_MR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531275@macro@EXTI_IMR_MR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531375@macro@EXTI_IMR_MR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR2",
+ "location": {
+ "column": "9",
+ "line": "6208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531488@macro@EXTI_IMR_MR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531569@macro@EXTI_IMR_MR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531669@macro@EXTI_IMR_MR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR3",
+ "location": {
+ "column": "9",
+ "line": "6211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531782@macro@EXTI_IMR_MR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531863@macro@EXTI_IMR_MR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@531963@macro@EXTI_IMR_MR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR4",
+ "location": {
+ "column": "9",
+ "line": "6214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532076@macro@EXTI_IMR_MR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532157@macro@EXTI_IMR_MR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532257@macro@EXTI_IMR_MR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR5",
+ "location": {
+ "column": "9",
+ "line": "6217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532370@macro@EXTI_IMR_MR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532451@macro@EXTI_IMR_MR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532551@macro@EXTI_IMR_MR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR6",
+ "location": {
+ "column": "9",
+ "line": "6220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532664@macro@EXTI_IMR_MR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532745@macro@EXTI_IMR_MR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532845@macro@EXTI_IMR_MR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR7",
+ "location": {
+ "column": "9",
+ "line": "6223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@532958@macro@EXTI_IMR_MR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533039@macro@EXTI_IMR_MR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533139@macro@EXTI_IMR_MR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR8",
+ "location": {
+ "column": "9",
+ "line": "6226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533252@macro@EXTI_IMR_MR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533333@macro@EXTI_IMR_MR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533433@macro@EXTI_IMR_MR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR9",
+ "location": {
+ "column": "9",
+ "line": "6229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533546@macro@EXTI_IMR_MR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533627@macro@EXTI_IMR_MR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533727@macro@EXTI_IMR_MR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR10",
+ "location": {
+ "column": "9",
+ "line": "6232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533841@macro@EXTI_IMR_MR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@533922@macro@EXTI_IMR_MR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534022@macro@EXTI_IMR_MR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR11",
+ "location": {
+ "column": "9",
+ "line": "6235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534136@macro@EXTI_IMR_MR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534217@macro@EXTI_IMR_MR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534317@macro@EXTI_IMR_MR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR12",
+ "location": {
+ "column": "9",
+ "line": "6238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534431@macro@EXTI_IMR_MR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534512@macro@EXTI_IMR_MR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534612@macro@EXTI_IMR_MR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR13",
+ "location": {
+ "column": "9",
+ "line": "6241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534726@macro@EXTI_IMR_MR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534807@macro@EXTI_IMR_MR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@534907@macro@EXTI_IMR_MR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR14",
+ "location": {
+ "column": "9",
+ "line": "6244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535021@macro@EXTI_IMR_MR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535102@macro@EXTI_IMR_MR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535202@macro@EXTI_IMR_MR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR15",
+ "location": {
+ "column": "9",
+ "line": "6247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535316@macro@EXTI_IMR_MR16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535397@macro@EXTI_IMR_MR16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535497@macro@EXTI_IMR_MR16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR16",
+ "location": {
+ "column": "9",
+ "line": "6250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535611@macro@EXTI_IMR_MR17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535692@macro@EXTI_IMR_MR17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535792@macro@EXTI_IMR_MR17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR17",
+ "location": {
+ "column": "9",
+ "line": "6253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535906@macro@EXTI_IMR_MR18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@535987@macro@EXTI_IMR_MR18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536087@macro@EXTI_IMR_MR18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR18",
+ "location": {
+ "column": "9",
+ "line": "6256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536201@macro@EXTI_IMR_MR19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536282@macro@EXTI_IMR_MR19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536382@macro@EXTI_IMR_MR19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR19",
+ "location": {
+ "column": "9",
+ "line": "6259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536496@macro@EXTI_IMR_MR20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536577@macro@EXTI_IMR_MR20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536677@macro@EXTI_IMR_MR20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR20",
+ "location": {
+ "column": "9",
+ "line": "6262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536791@macro@EXTI_IMR_MR21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536872@macro@EXTI_IMR_MR21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@536972@macro@EXTI_IMR_MR21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR21",
+ "location": {
+ "column": "9",
+ "line": "6265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537086@macro@EXTI_IMR_MR22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537167@macro@EXTI_IMR_MR22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537267@macro@EXTI_IMR_MR22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_MR22",
+ "location": {
+ "column": "9",
+ "line": "6268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_MR22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537409@macro@EXTI_IMR_IM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM0",
+ "location": {
+ "column": "10",
+ "line": "6271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537468@macro@EXTI_IMR_IM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM1",
+ "location": {
+ "column": "10",
+ "line": "6272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537527@macro@EXTI_IMR_IM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM2",
+ "location": {
+ "column": "10",
+ "line": "6273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537586@macro@EXTI_IMR_IM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM3",
+ "location": {
+ "column": "10",
+ "line": "6274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537645@macro@EXTI_IMR_IM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM4",
+ "location": {
+ "column": "10",
+ "line": "6275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537704@macro@EXTI_IMR_IM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM5",
+ "location": {
+ "column": "10",
+ "line": "6276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537763@macro@EXTI_IMR_IM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM6",
+ "location": {
+ "column": "10",
+ "line": "6277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537822@macro@EXTI_IMR_IM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM7",
+ "location": {
+ "column": "10",
+ "line": "6278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537881@macro@EXTI_IMR_IM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM8",
+ "location": {
+ "column": "10",
+ "line": "6279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537940@macro@EXTI_IMR_IM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM9",
+ "location": {
+ "column": "10",
+ "line": "6280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@537999@macro@EXTI_IMR_IM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM10",
+ "location": {
+ "column": "10",
+ "line": "6281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538059@macro@EXTI_IMR_IM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM11",
+ "location": {
+ "column": "10",
+ "line": "6282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538119@macro@EXTI_IMR_IM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM12",
+ "location": {
+ "column": "10",
+ "line": "6283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538179@macro@EXTI_IMR_IM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM13",
+ "location": {
+ "column": "10",
+ "line": "6284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538239@macro@EXTI_IMR_IM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM14",
+ "location": {
+ "column": "10",
+ "line": "6285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538299@macro@EXTI_IMR_IM15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM15",
+ "location": {
+ "column": "10",
+ "line": "6286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538359@macro@EXTI_IMR_IM16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM16",
+ "location": {
+ "column": "10",
+ "line": "6287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538419@macro@EXTI_IMR_IM17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM17",
+ "location": {
+ "column": "10",
+ "line": "6288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538479@macro@EXTI_IMR_IM18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM18",
+ "location": {
+ "column": "10",
+ "line": "6289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538539@macro@EXTI_IMR_IM19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM19",
+ "location": {
+ "column": "10",
+ "line": "6290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538599@macro@EXTI_IMR_IM20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM20",
+ "location": {
+ "column": "10",
+ "line": "6291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538659@macro@EXTI_IMR_IM21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM21",
+ "location": {
+ "column": "10",
+ "line": "6292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538719@macro@EXTI_IMR_IM22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM22",
+ "location": {
+ "column": "10",
+ "line": "6293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538778@macro@EXTI_IMR_IM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM_Pos",
+ "location": {
+ "column": "9",
+ "line": "6294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538859@macro@EXTI_IMR_IM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM_Msk",
+ "location": {
+ "column": "9",
+ "line": "6295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@538959@macro@EXTI_IMR_IM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IMR_IM",
+ "location": {
+ "column": "9",
+ "line": "6296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_IMR_IM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539150@macro@EXTI_EMR_MR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539231@macro@EXTI_EMR_MR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539331@macro@EXTI_EMR_MR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR0",
+ "location": {
+ "column": "9",
+ "line": "6301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539440@macro@EXTI_EMR_MR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539521@macro@EXTI_EMR_MR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539621@macro@EXTI_EMR_MR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR1",
+ "location": {
+ "column": "9",
+ "line": "6304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539730@macro@EXTI_EMR_MR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539811@macro@EXTI_EMR_MR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@539911@macro@EXTI_EMR_MR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR2",
+ "location": {
+ "column": "9",
+ "line": "6307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540020@macro@EXTI_EMR_MR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540101@macro@EXTI_EMR_MR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540201@macro@EXTI_EMR_MR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR3",
+ "location": {
+ "column": "9",
+ "line": "6310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540310@macro@EXTI_EMR_MR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540391@macro@EXTI_EMR_MR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540491@macro@EXTI_EMR_MR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR4",
+ "location": {
+ "column": "9",
+ "line": "6313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540600@macro@EXTI_EMR_MR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540681@macro@EXTI_EMR_MR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540781@macro@EXTI_EMR_MR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR5",
+ "location": {
+ "column": "9",
+ "line": "6316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540890@macro@EXTI_EMR_MR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@540971@macro@EXTI_EMR_MR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541071@macro@EXTI_EMR_MR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR6",
+ "location": {
+ "column": "9",
+ "line": "6319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541180@macro@EXTI_EMR_MR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541261@macro@EXTI_EMR_MR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541361@macro@EXTI_EMR_MR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR7",
+ "location": {
+ "column": "9",
+ "line": "6322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541470@macro@EXTI_EMR_MR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541551@macro@EXTI_EMR_MR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541651@macro@EXTI_EMR_MR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR8",
+ "location": {
+ "column": "9",
+ "line": "6325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541760@macro@EXTI_EMR_MR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541841@macro@EXTI_EMR_MR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@541941@macro@EXTI_EMR_MR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR9",
+ "location": {
+ "column": "9",
+ "line": "6328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542050@macro@EXTI_EMR_MR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542131@macro@EXTI_EMR_MR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542231@macro@EXTI_EMR_MR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR10",
+ "location": {
+ "column": "9",
+ "line": "6331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542341@macro@EXTI_EMR_MR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542422@macro@EXTI_EMR_MR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542522@macro@EXTI_EMR_MR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR11",
+ "location": {
+ "column": "9",
+ "line": "6334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542632@macro@EXTI_EMR_MR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542713@macro@EXTI_EMR_MR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542813@macro@EXTI_EMR_MR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR12",
+ "location": {
+ "column": "9",
+ "line": "6337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@542923@macro@EXTI_EMR_MR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543004@macro@EXTI_EMR_MR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543104@macro@EXTI_EMR_MR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR13",
+ "location": {
+ "column": "9",
+ "line": "6340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543214@macro@EXTI_EMR_MR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543295@macro@EXTI_EMR_MR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543395@macro@EXTI_EMR_MR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR14",
+ "location": {
+ "column": "9",
+ "line": "6343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543505@macro@EXTI_EMR_MR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543586@macro@EXTI_EMR_MR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543686@macro@EXTI_EMR_MR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR15",
+ "location": {
+ "column": "9",
+ "line": "6346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543796@macro@EXTI_EMR_MR16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543877@macro@EXTI_EMR_MR16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@543977@macro@EXTI_EMR_MR16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR16",
+ "location": {
+ "column": "9",
+ "line": "6349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544087@macro@EXTI_EMR_MR17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544168@macro@EXTI_EMR_MR17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544268@macro@EXTI_EMR_MR17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR17",
+ "location": {
+ "column": "9",
+ "line": "6352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544378@macro@EXTI_EMR_MR18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544459@macro@EXTI_EMR_MR18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544559@macro@EXTI_EMR_MR18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR18",
+ "location": {
+ "column": "9",
+ "line": "6355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544669@macro@EXTI_EMR_MR19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544750@macro@EXTI_EMR_MR19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544850@macro@EXTI_EMR_MR19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR19",
+ "location": {
+ "column": "9",
+ "line": "6358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@544960@macro@EXTI_EMR_MR20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545041@macro@EXTI_EMR_MR20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545141@macro@EXTI_EMR_MR20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR20",
+ "location": {
+ "column": "9",
+ "line": "6361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545251@macro@EXTI_EMR_MR21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545332@macro@EXTI_EMR_MR21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545432@macro@EXTI_EMR_MR21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR21",
+ "location": {
+ "column": "9",
+ "line": "6364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545542@macro@EXTI_EMR_MR22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545623@macro@EXTI_EMR_MR22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545723@macro@EXTI_EMR_MR22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_MR22",
+ "location": {
+ "column": "9",
+ "line": "6367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_MR22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545861@macro@EXTI_EMR_EM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM0",
+ "location": {
+ "column": "10",
+ "line": "6370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545920@macro@EXTI_EMR_EM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM1",
+ "location": {
+ "column": "10",
+ "line": "6371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@545979@macro@EXTI_EMR_EM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM2",
+ "location": {
+ "column": "10",
+ "line": "6372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546038@macro@EXTI_EMR_EM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM3",
+ "location": {
+ "column": "10",
+ "line": "6373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546097@macro@EXTI_EMR_EM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM4",
+ "location": {
+ "column": "10",
+ "line": "6374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546156@macro@EXTI_EMR_EM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM5",
+ "location": {
+ "column": "10",
+ "line": "6375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546215@macro@EXTI_EMR_EM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM6",
+ "location": {
+ "column": "10",
+ "line": "6376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546274@macro@EXTI_EMR_EM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM7",
+ "location": {
+ "column": "10",
+ "line": "6377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546333@macro@EXTI_EMR_EM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM8",
+ "location": {
+ "column": "10",
+ "line": "6378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546392@macro@EXTI_EMR_EM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM9",
+ "location": {
+ "column": "10",
+ "line": "6379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546451@macro@EXTI_EMR_EM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM10",
+ "location": {
+ "column": "10",
+ "line": "6380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546511@macro@EXTI_EMR_EM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM11",
+ "location": {
+ "column": "10",
+ "line": "6381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546571@macro@EXTI_EMR_EM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM12",
+ "location": {
+ "column": "10",
+ "line": "6382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546631@macro@EXTI_EMR_EM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM13",
+ "location": {
+ "column": "10",
+ "line": "6383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546691@macro@EXTI_EMR_EM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM14",
+ "location": {
+ "column": "10",
+ "line": "6384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546751@macro@EXTI_EMR_EM15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM15",
+ "location": {
+ "column": "10",
+ "line": "6385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546811@macro@EXTI_EMR_EM16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM16",
+ "location": {
+ "column": "10",
+ "line": "6386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546871@macro@EXTI_EMR_EM17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM17",
+ "location": {
+ "column": "10",
+ "line": "6387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546931@macro@EXTI_EMR_EM18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM18",
+ "location": {
+ "column": "10",
+ "line": "6388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@546991@macro@EXTI_EMR_EM19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM19",
+ "location": {
+ "column": "10",
+ "line": "6389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547051@macro@EXTI_EMR_EM20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM20",
+ "location": {
+ "column": "10",
+ "line": "6390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547111@macro@EXTI_EMR_EM21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM21",
+ "location": {
+ "column": "10",
+ "line": "6391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547171@macro@EXTI_EMR_EM22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EMR_EM22",
+ "location": {
+ "column": "10",
+ "line": "6392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_EMR_EM22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547314@macro@EXTI_RTSR_TR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547395@macro@EXTI_RTSR_TR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547495@macro@EXTI_RTSR_TR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR0",
+ "location": {
+ "column": "9",
+ "line": "6397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547632@macro@EXTI_RTSR_TR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547713@macro@EXTI_RTSR_TR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547813@macro@EXTI_RTSR_TR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR1",
+ "location": {
+ "column": "9",
+ "line": "6400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@547950@macro@EXTI_RTSR_TR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548031@macro@EXTI_RTSR_TR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548131@macro@EXTI_RTSR_TR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR2",
+ "location": {
+ "column": "9",
+ "line": "6403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548268@macro@EXTI_RTSR_TR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548349@macro@EXTI_RTSR_TR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548449@macro@EXTI_RTSR_TR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR3",
+ "location": {
+ "column": "9",
+ "line": "6406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548586@macro@EXTI_RTSR_TR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548667@macro@EXTI_RTSR_TR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548767@macro@EXTI_RTSR_TR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR4",
+ "location": {
+ "column": "9",
+ "line": "6409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548904@macro@EXTI_RTSR_TR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@548985@macro@EXTI_RTSR_TR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549085@macro@EXTI_RTSR_TR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR5",
+ "location": {
+ "column": "9",
+ "line": "6412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549222@macro@EXTI_RTSR_TR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549303@macro@EXTI_RTSR_TR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549403@macro@EXTI_RTSR_TR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR6",
+ "location": {
+ "column": "9",
+ "line": "6415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549540@macro@EXTI_RTSR_TR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549621@macro@EXTI_RTSR_TR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549721@macro@EXTI_RTSR_TR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR7",
+ "location": {
+ "column": "9",
+ "line": "6418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549858@macro@EXTI_RTSR_TR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@549939@macro@EXTI_RTSR_TR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550039@macro@EXTI_RTSR_TR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR8",
+ "location": {
+ "column": "9",
+ "line": "6421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550176@macro@EXTI_RTSR_TR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550257@macro@EXTI_RTSR_TR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550357@macro@EXTI_RTSR_TR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR9",
+ "location": {
+ "column": "9",
+ "line": "6424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550494@macro@EXTI_RTSR_TR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550575@macro@EXTI_RTSR_TR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550675@macro@EXTI_RTSR_TR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR10",
+ "location": {
+ "column": "9",
+ "line": "6427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550813@macro@EXTI_RTSR_TR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550894@macro@EXTI_RTSR_TR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@550994@macro@EXTI_RTSR_TR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR11",
+ "location": {
+ "column": "9",
+ "line": "6430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551132@macro@EXTI_RTSR_TR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551213@macro@EXTI_RTSR_TR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551313@macro@EXTI_RTSR_TR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR12",
+ "location": {
+ "column": "9",
+ "line": "6433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551451@macro@EXTI_RTSR_TR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551532@macro@EXTI_RTSR_TR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551632@macro@EXTI_RTSR_TR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR13",
+ "location": {
+ "column": "9",
+ "line": "6436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551770@macro@EXTI_RTSR_TR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551851@macro@EXTI_RTSR_TR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@551951@macro@EXTI_RTSR_TR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR14",
+ "location": {
+ "column": "9",
+ "line": "6439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552089@macro@EXTI_RTSR_TR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552170@macro@EXTI_RTSR_TR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552270@macro@EXTI_RTSR_TR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR15",
+ "location": {
+ "column": "9",
+ "line": "6442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552408@macro@EXTI_RTSR_TR16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552489@macro@EXTI_RTSR_TR16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552589@macro@EXTI_RTSR_TR16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR16",
+ "location": {
+ "column": "9",
+ "line": "6445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552727@macro@EXTI_RTSR_TR17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552808@macro@EXTI_RTSR_TR17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@552908@macro@EXTI_RTSR_TR17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR17",
+ "location": {
+ "column": "9",
+ "line": "6448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553046@macro@EXTI_RTSR_TR18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553127@macro@EXTI_RTSR_TR18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553227@macro@EXTI_RTSR_TR18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR18",
+ "location": {
+ "column": "9",
+ "line": "6451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553365@macro@EXTI_RTSR_TR19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553446@macro@EXTI_RTSR_TR19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553546@macro@EXTI_RTSR_TR19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR19",
+ "location": {
+ "column": "9",
+ "line": "6454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553684@macro@EXTI_RTSR_TR20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553765@macro@EXTI_RTSR_TR20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@553865@macro@EXTI_RTSR_TR20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR20",
+ "location": {
+ "column": "9",
+ "line": "6457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554003@macro@EXTI_RTSR_TR21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554084@macro@EXTI_RTSR_TR21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554184@macro@EXTI_RTSR_TR21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR21",
+ "location": {
+ "column": "9",
+ "line": "6460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554322@macro@EXTI_RTSR_TR22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554403@macro@EXTI_RTSR_TR22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554503@macro@EXTI_RTSR_TR22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RTSR_TR22",
+ "location": {
+ "column": "9",
+ "line": "6463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_RTSR_TR22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554725@macro@EXTI_FTSR_TR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554806@macro@EXTI_FTSR_TR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@554906@macro@EXTI_FTSR_TR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR0",
+ "location": {
+ "column": "9",
+ "line": "6468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555044@macro@EXTI_FTSR_TR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555125@macro@EXTI_FTSR_TR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555225@macro@EXTI_FTSR_TR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR1",
+ "location": {
+ "column": "9",
+ "line": "6471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555363@macro@EXTI_FTSR_TR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555444@macro@EXTI_FTSR_TR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555544@macro@EXTI_FTSR_TR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR2",
+ "location": {
+ "column": "9",
+ "line": "6474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555682@macro@EXTI_FTSR_TR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555763@macro@EXTI_FTSR_TR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@555863@macro@EXTI_FTSR_TR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR3",
+ "location": {
+ "column": "9",
+ "line": "6477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556001@macro@EXTI_FTSR_TR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556082@macro@EXTI_FTSR_TR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556182@macro@EXTI_FTSR_TR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR4",
+ "location": {
+ "column": "9",
+ "line": "6480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556320@macro@EXTI_FTSR_TR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556401@macro@EXTI_FTSR_TR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556501@macro@EXTI_FTSR_TR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR5",
+ "location": {
+ "column": "9",
+ "line": "6483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556639@macro@EXTI_FTSR_TR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556720@macro@EXTI_FTSR_TR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556820@macro@EXTI_FTSR_TR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR6",
+ "location": {
+ "column": "9",
+ "line": "6486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@556958@macro@EXTI_FTSR_TR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557039@macro@EXTI_FTSR_TR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557139@macro@EXTI_FTSR_TR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR7",
+ "location": {
+ "column": "9",
+ "line": "6489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557277@macro@EXTI_FTSR_TR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557358@macro@EXTI_FTSR_TR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557458@macro@EXTI_FTSR_TR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR8",
+ "location": {
+ "column": "9",
+ "line": "6492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557596@macro@EXTI_FTSR_TR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557677@macro@EXTI_FTSR_TR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557777@macro@EXTI_FTSR_TR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR9",
+ "location": {
+ "column": "9",
+ "line": "6495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557915@macro@EXTI_FTSR_TR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@557996@macro@EXTI_FTSR_TR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558096@macro@EXTI_FTSR_TR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR10",
+ "location": {
+ "column": "9",
+ "line": "6498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558235@macro@EXTI_FTSR_TR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558316@macro@EXTI_FTSR_TR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558416@macro@EXTI_FTSR_TR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR11",
+ "location": {
+ "column": "9",
+ "line": "6501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558555@macro@EXTI_FTSR_TR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558636@macro@EXTI_FTSR_TR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558736@macro@EXTI_FTSR_TR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR12",
+ "location": {
+ "column": "9",
+ "line": "6504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558875@macro@EXTI_FTSR_TR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@558956@macro@EXTI_FTSR_TR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559056@macro@EXTI_FTSR_TR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR13",
+ "location": {
+ "column": "9",
+ "line": "6507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559195@macro@EXTI_FTSR_TR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559276@macro@EXTI_FTSR_TR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559376@macro@EXTI_FTSR_TR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR14",
+ "location": {
+ "column": "9",
+ "line": "6510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559515@macro@EXTI_FTSR_TR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559596@macro@EXTI_FTSR_TR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559696@macro@EXTI_FTSR_TR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR15",
+ "location": {
+ "column": "9",
+ "line": "6513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559835@macro@EXTI_FTSR_TR16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@559916@macro@EXTI_FTSR_TR16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560016@macro@EXTI_FTSR_TR16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR16",
+ "location": {
+ "column": "9",
+ "line": "6516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560155@macro@EXTI_FTSR_TR17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560236@macro@EXTI_FTSR_TR17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560336@macro@EXTI_FTSR_TR17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR17",
+ "location": {
+ "column": "9",
+ "line": "6519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560475@macro@EXTI_FTSR_TR18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560556@macro@EXTI_FTSR_TR18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560656@macro@EXTI_FTSR_TR18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR18",
+ "location": {
+ "column": "9",
+ "line": "6522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560795@macro@EXTI_FTSR_TR19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560876@macro@EXTI_FTSR_TR19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@560976@macro@EXTI_FTSR_TR19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR19",
+ "location": {
+ "column": "9",
+ "line": "6525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561115@macro@EXTI_FTSR_TR20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561196@macro@EXTI_FTSR_TR20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561296@macro@EXTI_FTSR_TR20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR20",
+ "location": {
+ "column": "9",
+ "line": "6528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561435@macro@EXTI_FTSR_TR21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561516@macro@EXTI_FTSR_TR21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561616@macro@EXTI_FTSR_TR21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR21",
+ "location": {
+ "column": "9",
+ "line": "6531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561755@macro@EXTI_FTSR_TR22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561836@macro@EXTI_FTSR_TR22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@561936@macro@EXTI_FTSR_TR22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_FTSR_TR22",
+ "location": {
+ "column": "9",
+ "line": "6534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_FTSR_TR22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562159@macro@EXTI_SWIER_SWIER0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562240@macro@EXTI_SWIER_SWIER0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562340@macro@EXTI_SWIER_SWIER0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER0",
+ "location": {
+ "column": "9",
+ "line": "6539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562457@macro@EXTI_SWIER_SWIER1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562538@macro@EXTI_SWIER_SWIER1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562638@macro@EXTI_SWIER_SWIER1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER1",
+ "location": {
+ "column": "9",
+ "line": "6542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562755@macro@EXTI_SWIER_SWIER2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562836@macro@EXTI_SWIER_SWIER2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@562936@macro@EXTI_SWIER_SWIER2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER2",
+ "location": {
+ "column": "9",
+ "line": "6545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563053@macro@EXTI_SWIER_SWIER3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563134@macro@EXTI_SWIER_SWIER3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563234@macro@EXTI_SWIER_SWIER3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER3",
+ "location": {
+ "column": "9",
+ "line": "6548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563351@macro@EXTI_SWIER_SWIER4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563432@macro@EXTI_SWIER_SWIER4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563532@macro@EXTI_SWIER_SWIER4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER4",
+ "location": {
+ "column": "9",
+ "line": "6551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563649@macro@EXTI_SWIER_SWIER5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563730@macro@EXTI_SWIER_SWIER5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563830@macro@EXTI_SWIER_SWIER5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER5",
+ "location": {
+ "column": "9",
+ "line": "6554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@563947@macro@EXTI_SWIER_SWIER6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564028@macro@EXTI_SWIER_SWIER6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564128@macro@EXTI_SWIER_SWIER6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER6",
+ "location": {
+ "column": "9",
+ "line": "6557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564245@macro@EXTI_SWIER_SWIER7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564326@macro@EXTI_SWIER_SWIER7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564426@macro@EXTI_SWIER_SWIER7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER7",
+ "location": {
+ "column": "9",
+ "line": "6560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564543@macro@EXTI_SWIER_SWIER8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564624@macro@EXTI_SWIER_SWIER8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564724@macro@EXTI_SWIER_SWIER8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER8",
+ "location": {
+ "column": "9",
+ "line": "6563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564841@macro@EXTI_SWIER_SWIER9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@564922@macro@EXTI_SWIER_SWIER9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565022@macro@EXTI_SWIER_SWIER9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER9",
+ "location": {
+ "column": "9",
+ "line": "6566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565139@macro@EXTI_SWIER_SWIER10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565220@macro@EXTI_SWIER_SWIER10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565320@macro@EXTI_SWIER_SWIER10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER10",
+ "location": {
+ "column": "9",
+ "line": "6569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565438@macro@EXTI_SWIER_SWIER11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565519@macro@EXTI_SWIER_SWIER11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565619@macro@EXTI_SWIER_SWIER11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER11",
+ "location": {
+ "column": "9",
+ "line": "6572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565737@macro@EXTI_SWIER_SWIER12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565818@macro@EXTI_SWIER_SWIER12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@565918@macro@EXTI_SWIER_SWIER12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER12",
+ "location": {
+ "column": "9",
+ "line": "6575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566036@macro@EXTI_SWIER_SWIER13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566117@macro@EXTI_SWIER_SWIER13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566217@macro@EXTI_SWIER_SWIER13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER13",
+ "location": {
+ "column": "9",
+ "line": "6578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566335@macro@EXTI_SWIER_SWIER14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566416@macro@EXTI_SWIER_SWIER14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566516@macro@EXTI_SWIER_SWIER14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER14",
+ "location": {
+ "column": "9",
+ "line": "6581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566634@macro@EXTI_SWIER_SWIER15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566715@macro@EXTI_SWIER_SWIER15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566815@macro@EXTI_SWIER_SWIER15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER15",
+ "location": {
+ "column": "9",
+ "line": "6584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@566933@macro@EXTI_SWIER_SWIER16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567014@macro@EXTI_SWIER_SWIER16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567114@macro@EXTI_SWIER_SWIER16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER16",
+ "location": {
+ "column": "9",
+ "line": "6587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567232@macro@EXTI_SWIER_SWIER17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567313@macro@EXTI_SWIER_SWIER17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567413@macro@EXTI_SWIER_SWIER17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER17",
+ "location": {
+ "column": "9",
+ "line": "6590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567531@macro@EXTI_SWIER_SWIER18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567612@macro@EXTI_SWIER_SWIER18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567712@macro@EXTI_SWIER_SWIER18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER18",
+ "location": {
+ "column": "9",
+ "line": "6593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567830@macro@EXTI_SWIER_SWIER19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@567911@macro@EXTI_SWIER_SWIER19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568011@macro@EXTI_SWIER_SWIER19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER19",
+ "location": {
+ "column": "9",
+ "line": "6596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568129@macro@EXTI_SWIER_SWIER20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568210@macro@EXTI_SWIER_SWIER20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568310@macro@EXTI_SWIER_SWIER20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER20",
+ "location": {
+ "column": "9",
+ "line": "6599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568428@macro@EXTI_SWIER_SWIER21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568509@macro@EXTI_SWIER_SWIER21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568609@macro@EXTI_SWIER_SWIER21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER21",
+ "location": {
+ "column": "9",
+ "line": "6602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568727@macro@EXTI_SWIER_SWIER22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568808@macro@EXTI_SWIER_SWIER22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@568908@macro@EXTI_SWIER_SWIER22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_SWIER_SWIER22",
+ "location": {
+ "column": "9",
+ "line": "6605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_SWIER_SWIER22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569110@macro@EXTI_PR_PR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "6608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569191@macro@EXTI_PR_PR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "6609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569291@macro@EXTI_PR_PR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR0",
+ "location": {
+ "column": "9",
+ "line": "6610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569402@macro@EXTI_PR_PR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "6611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569483@macro@EXTI_PR_PR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "6612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569583@macro@EXTI_PR_PR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR1",
+ "location": {
+ "column": "9",
+ "line": "6613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569694@macro@EXTI_PR_PR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "6614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569775@macro@EXTI_PR_PR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "6615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569875@macro@EXTI_PR_PR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR2",
+ "location": {
+ "column": "9",
+ "line": "6616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@569986@macro@EXTI_PR_PR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "6617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570067@macro@EXTI_PR_PR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "6618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570167@macro@EXTI_PR_PR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR3",
+ "location": {
+ "column": "9",
+ "line": "6619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570278@macro@EXTI_PR_PR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "6620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570359@macro@EXTI_PR_PR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "6621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570459@macro@EXTI_PR_PR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR4",
+ "location": {
+ "column": "9",
+ "line": "6622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570570@macro@EXTI_PR_PR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "6623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570651@macro@EXTI_PR_PR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "6624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570751@macro@EXTI_PR_PR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR5",
+ "location": {
+ "column": "9",
+ "line": "6625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570862@macro@EXTI_PR_PR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "6626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@570943@macro@EXTI_PR_PR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "6627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571043@macro@EXTI_PR_PR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR6",
+ "location": {
+ "column": "9",
+ "line": "6628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571154@macro@EXTI_PR_PR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "6629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571235@macro@EXTI_PR_PR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "6630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571335@macro@EXTI_PR_PR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR7",
+ "location": {
+ "column": "9",
+ "line": "6631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571446@macro@EXTI_PR_PR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "6632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571527@macro@EXTI_PR_PR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "6633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571627@macro@EXTI_PR_PR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR8",
+ "location": {
+ "column": "9",
+ "line": "6634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571738@macro@EXTI_PR_PR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "6635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571819@macro@EXTI_PR_PR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "6636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@571919@macro@EXTI_PR_PR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR9",
+ "location": {
+ "column": "9",
+ "line": "6637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572030@macro@EXTI_PR_PR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "6638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572111@macro@EXTI_PR_PR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "6639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572211@macro@EXTI_PR_PR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR10",
+ "location": {
+ "column": "9",
+ "line": "6640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572323@macro@EXTI_PR_PR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "6641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572404@macro@EXTI_PR_PR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "6642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572504@macro@EXTI_PR_PR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR11",
+ "location": {
+ "column": "9",
+ "line": "6643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572616@macro@EXTI_PR_PR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "6644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572697@macro@EXTI_PR_PR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "6645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572797@macro@EXTI_PR_PR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR12",
+ "location": {
+ "column": "9",
+ "line": "6646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572909@macro@EXTI_PR_PR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "6647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@572990@macro@EXTI_PR_PR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "6648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573090@macro@EXTI_PR_PR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR13",
+ "location": {
+ "column": "9",
+ "line": "6649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573202@macro@EXTI_PR_PR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "6650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573283@macro@EXTI_PR_PR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "6651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573383@macro@EXTI_PR_PR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR14",
+ "location": {
+ "column": "9",
+ "line": "6652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573495@macro@EXTI_PR_PR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "6653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573576@macro@EXTI_PR_PR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "6654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573676@macro@EXTI_PR_PR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR15",
+ "location": {
+ "column": "9",
+ "line": "6655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573788@macro@EXTI_PR_PR16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR16_Pos",
+ "location": {
+ "column": "9",
+ "line": "6656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573869@macro@EXTI_PR_PR16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR16_Msk",
+ "location": {
+ "column": "9",
+ "line": "6657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@573969@macro@EXTI_PR_PR16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR16",
+ "location": {
+ "column": "9",
+ "line": "6658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574081@macro@EXTI_PR_PR17_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR17_Pos",
+ "location": {
+ "column": "9",
+ "line": "6659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR17_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574162@macro@EXTI_PR_PR17_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR17_Msk",
+ "location": {
+ "column": "9",
+ "line": "6660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR17_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574262@macro@EXTI_PR_PR17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR17",
+ "location": {
+ "column": "9",
+ "line": "6661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574374@macro@EXTI_PR_PR18_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR18_Pos",
+ "location": {
+ "column": "9",
+ "line": "6662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR18_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574455@macro@EXTI_PR_PR18_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR18_Msk",
+ "location": {
+ "column": "9",
+ "line": "6663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR18_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574555@macro@EXTI_PR_PR18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR18",
+ "location": {
+ "column": "9",
+ "line": "6664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574667@macro@EXTI_PR_PR19_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR19_Pos",
+ "location": {
+ "column": "9",
+ "line": "6665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR19_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574748@macro@EXTI_PR_PR19_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR19_Msk",
+ "location": {
+ "column": "9",
+ "line": "6666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR19_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574848@macro@EXTI_PR_PR19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR19",
+ "location": {
+ "column": "9",
+ "line": "6667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@574960@macro@EXTI_PR_PR20_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR20_Pos",
+ "location": {
+ "column": "9",
+ "line": "6668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR20_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575041@macro@EXTI_PR_PR20_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR20_Msk",
+ "location": {
+ "column": "9",
+ "line": "6669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR20_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575141@macro@EXTI_PR_PR20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR20",
+ "location": {
+ "column": "9",
+ "line": "6670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575253@macro@EXTI_PR_PR21_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR21_Pos",
+ "location": {
+ "column": "9",
+ "line": "6671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR21_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575334@macro@EXTI_PR_PR21_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR21_Msk",
+ "location": {
+ "column": "9",
+ "line": "6672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR21_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575434@macro@EXTI_PR_PR21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR21",
+ "location": {
+ "column": "9",
+ "line": "6673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575546@macro@EXTI_PR_PR22_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR22_Pos",
+ "location": {
+ "column": "9",
+ "line": "6674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR22_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575627@macro@EXTI_PR_PR22_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR22_Msk",
+ "location": {
+ "column": "9",
+ "line": "6675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR22_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@575727@macro@EXTI_PR_PR22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PR_PR22",
+ "location": {
+ "column": "9",
+ "line": "6676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "EXTI_PR_PR22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576333@macro@FLASH_ACR_LATENCY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_Pos",
+ "location": {
+ "column": "9",
+ "line": "6684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576378@macro@FLASH_ACR_LATENCY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_Msk",
+ "location": {
+ "column": "9",
+ "line": "6685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576478@macro@FLASH_ACR_LATENCY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY",
+ "location": {
+ "column": "9",
+ "line": "6686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576540@macro@FLASH_ACR_LATENCY_0WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_0WS",
+ "location": {
+ "column": "9",
+ "line": "6687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_0WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576592@macro@FLASH_ACR_LATENCY_1WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_1WS",
+ "location": {
+ "column": "9",
+ "line": "6688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_1WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576644@macro@FLASH_ACR_LATENCY_2WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_2WS",
+ "location": {
+ "column": "9",
+ "line": "6689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_2WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576696@macro@FLASH_ACR_LATENCY_3WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_3WS",
+ "location": {
+ "column": "9",
+ "line": "6690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_3WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576748@macro@FLASH_ACR_LATENCY_4WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_4WS",
+ "location": {
+ "column": "9",
+ "line": "6691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_4WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576800@macro@FLASH_ACR_LATENCY_5WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_5WS",
+ "location": {
+ "column": "9",
+ "line": "6692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_5WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576852@macro@FLASH_ACR_LATENCY_6WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_6WS",
+ "location": {
+ "column": "9",
+ "line": "6693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_6WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576904@macro@FLASH_ACR_LATENCY_7WS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_LATENCY_7WS",
+ "location": {
+ "column": "9",
+ "line": "6694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_LATENCY_7WS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@576960@macro@FLASH_ACR_PRFTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_PRFTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_PRFTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577041@macro@FLASH_ACR_PRFTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_PRFTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_PRFTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577141@macro@FLASH_ACR_PRFTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_PRFTEN",
+ "location": {
+ "column": "9",
+ "line": "6699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_PRFTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577222@macro@FLASH_ACR_ICEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577303@macro@FLASH_ACR_ICEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577403@macro@FLASH_ACR_ICEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICEN",
+ "location": {
+ "column": "9",
+ "line": "6702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577484@macro@FLASH_ACR_DCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577565@macro@FLASH_ACR_DCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577665@macro@FLASH_ACR_DCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCEN",
+ "location": {
+ "column": "9",
+ "line": "6705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577746@macro@FLASH_ACR_ICRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "6706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577827@macro@FLASH_ACR_ICRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "6707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@577927@macro@FLASH_ACR_ICRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_ICRST",
+ "location": {
+ "column": "9",
+ "line": "6708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_ICRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578008@macro@FLASH_ACR_DCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "6709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578089@macro@FLASH_ACR_DCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "6710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578189@macro@FLASH_ACR_DCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_DCRST",
+ "location": {
+ "column": "9",
+ "line": "6711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_DCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578270@macro@FLASH_ACR_BYTE0_ADDRESS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE0_ADDRESS_Pos",
+ "location": {
+ "column": "9",
+ "line": "6712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE0_ADDRESS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578351@macro@FLASH_ACR_BYTE0_ADDRESS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE0_ADDRESS_Msk",
+ "location": {
+ "column": "9",
+ "line": "6713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE0_ADDRESS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578454@macro@FLASH_ACR_BYTE0_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE0_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "6714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE0_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578535@macro@FLASH_ACR_BYTE2_ADDRESS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE2_ADDRESS_Pos",
+ "location": {
+ "column": "9",
+ "line": "6715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE2_ADDRESS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578616@macro@FLASH_ACR_BYTE2_ADDRESS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE2_ADDRESS_Msk",
+ "location": {
+ "column": "9",
+ "line": "6716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE2_ADDRESS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578721@macro@FLASH_ACR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ACR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "6717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_ACR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578886@macro@FLASH_SR_EOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_EOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_EOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@578967@macro@FLASH_SR_EOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_EOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_EOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579067@macro@FLASH_SR_EOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_EOP",
+ "location": {
+ "column": "9",
+ "line": "6722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_EOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579148@macro@FLASH_SR_SOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_SOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_SOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579229@macro@FLASH_SR_SOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_SOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_SOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579329@macro@FLASH_SR_SOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_SOP",
+ "location": {
+ "column": "9",
+ "line": "6725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_SOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579410@macro@FLASH_SR_WRPERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_WRPERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "6726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_WRPERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579491@macro@FLASH_SR_WRPERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_WRPERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "6727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_WRPERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579591@macro@FLASH_SR_WRPERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_WRPERR",
+ "location": {
+ "column": "9",
+ "line": "6728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_WRPERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579672@macro@FLASH_SR_PGAERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGAERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "6729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGAERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579753@macro@FLASH_SR_PGAERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGAERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "6730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGAERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579853@macro@FLASH_SR_PGAERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGAERR",
+ "location": {
+ "column": "9",
+ "line": "6731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGAERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@579934@macro@FLASH_SR_PGPERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGPERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "6732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGPERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580015@macro@FLASH_SR_PGPERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGPERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "6733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGPERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580115@macro@FLASH_SR_PGPERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGPERR",
+ "location": {
+ "column": "9",
+ "line": "6734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGPERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580196@macro@FLASH_SR_PGSERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGSERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "6735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGSERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580277@macro@FLASH_SR_PGSERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGSERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "6736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGSERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580377@macro@FLASH_SR_PGSERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_PGSERR",
+ "location": {
+ "column": "9",
+ "line": "6737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_PGSERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580458@macro@FLASH_SR_BSY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_BSY_Pos",
+ "location": {
+ "column": "9",
+ "line": "6738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_BSY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580539@macro@FLASH_SR_BSY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_BSY_Msk",
+ "location": {
+ "column": "9",
+ "line": "6739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_BSY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580639@macro@FLASH_SR_BSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SR_BSY",
+ "location": {
+ "column": "9",
+ "line": "6740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SR_BSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580804@macro@FLASH_CR_PG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PG_Pos",
+ "location": {
+ "column": "9",
+ "line": "6743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580885@macro@FLASH_CR_PG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PG_Msk",
+ "location": {
+ "column": "9",
+ "line": "6744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@580985@macro@FLASH_CR_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PG",
+ "location": {
+ "column": "9",
+ "line": "6745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581066@macro@FLASH_CR_SER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SER_Pos",
+ "location": {
+ "column": "9",
+ "line": "6746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581147@macro@FLASH_CR_SER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SER_Msk",
+ "location": {
+ "column": "9",
+ "line": "6747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581247@macro@FLASH_CR_SER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SER",
+ "location": {
+ "column": "9",
+ "line": "6748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581328@macro@FLASH_CR_MER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_MER_Pos",
+ "location": {
+ "column": "9",
+ "line": "6749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_MER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581409@macro@FLASH_CR_MER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_MER_Msk",
+ "location": {
+ "column": "9",
+ "line": "6750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_MER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581509@macro@FLASH_CR_MER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_MER",
+ "location": {
+ "column": "9",
+ "line": "6751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_MER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581590@macro@FLASH_CR_SNB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_Pos",
+ "location": {
+ "column": "9",
+ "line": "6752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581671@macro@FLASH_CR_SNB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_Msk",
+ "location": {
+ "column": "9",
+ "line": "6753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581771@macro@FLASH_CR_SNB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB",
+ "location": {
+ "column": "9",
+ "line": "6754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581852@macro@FLASH_CR_SNB_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_0",
+ "location": {
+ "column": "9",
+ "line": "6755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@581952@macro@FLASH_CR_SNB_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_1",
+ "location": {
+ "column": "9",
+ "line": "6756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582052@macro@FLASH_CR_SNB_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_2",
+ "location": {
+ "column": "9",
+ "line": "6757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582152@macro@FLASH_CR_SNB_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_3",
+ "location": {
+ "column": "9",
+ "line": "6758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582252@macro@FLASH_CR_SNB_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_SNB_4",
+ "location": {
+ "column": "9",
+ "line": "6759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_SNB_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582352@macro@FLASH_CR_PSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "6760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582433@macro@FLASH_CR_PSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "6761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582533@macro@FLASH_CR_PSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PSIZE",
+ "location": {
+ "column": "9",
+ "line": "6762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582614@macro@FLASH_CR_PSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "6763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582714@macro@FLASH_CR_PSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_PSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "6764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_PSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582814@macro@FLASH_CR_STRT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_STRT_Pos",
+ "location": {
+ "column": "9",
+ "line": "6765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_STRT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582895@macro@FLASH_CR_STRT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_STRT_Msk",
+ "location": {
+ "column": "9",
+ "line": "6766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_STRT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@582995@macro@FLASH_CR_STRT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_STRT",
+ "location": {
+ "column": "9",
+ "line": "6767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_STRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583076@macro@FLASH_CR_EOPIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_EOPIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "6768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_EOPIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583157@macro@FLASH_CR_EOPIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_EOPIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "6769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_EOPIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583257@macro@FLASH_CR_EOPIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_EOPIE",
+ "location": {
+ "column": "9",
+ "line": "6770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_EOPIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583338@macro@FLASH_CR_ERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_ERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "6771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_ERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583384@macro@FLASH_CR_ERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_ERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "6772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_ERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583454@macro@FLASH_CR_ERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_ERRIE",
+ "location": {
+ "column": "9",
+ "line": "6773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_ERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583513@macro@FLASH_CR_LOCK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_LOCK_Pos",
+ "location": {
+ "column": "9",
+ "line": "6774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_LOCK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583594@macro@FLASH_CR_LOCK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_LOCK_Msk",
+ "location": {
+ "column": "9",
+ "line": "6775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_LOCK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583694@macro@FLASH_CR_LOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_CR_LOCK",
+ "location": {
+ "column": "9",
+ "line": "6776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_CR_LOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583859@macro@FLASH_OPTCR_OPTLOCK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTLOCK_Pos",
+ "location": {
+ "column": "9",
+ "line": "6779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTLOCK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@583940@macro@FLASH_OPTCR_OPTLOCK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTLOCK_Msk",
+ "location": {
+ "column": "9",
+ "line": "6780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTLOCK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584040@macro@FLASH_OPTCR_OPTLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTLOCK",
+ "location": {
+ "column": "9",
+ "line": "6781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584121@macro@FLASH_OPTCR_OPTSTRT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTSTRT_Pos",
+ "location": {
+ "column": "9",
+ "line": "6782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTSTRT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584202@macro@FLASH_OPTCR_OPTSTRT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTSTRT_Msk",
+ "location": {
+ "column": "9",
+ "line": "6783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTSTRT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584302@macro@FLASH_OPTCR_OPTSTRT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_OPTSTRT",
+ "location": {
+ "column": "9",
+ "line": "6784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_OPTSTRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584385@macro@FLASH_OPTCR_BOR_LEV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_BOR_LEV_0",
+ "location": {
+ "column": "9",
+ "line": "6786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_BOR_LEV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584466@macro@FLASH_OPTCR_BOR_LEV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_BOR_LEV_1",
+ "location": {
+ "column": "9",
+ "line": "6787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_BOR_LEV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584547@macro@FLASH_OPTCR_BOR_LEV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_BOR_LEV_Pos",
+ "location": {
+ "column": "9",
+ "line": "6788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_BOR_LEV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584628@macro@FLASH_OPTCR_BOR_LEV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_BOR_LEV_Msk",
+ "location": {
+ "column": "9",
+ "line": "6789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_BOR_LEV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584728@macro@FLASH_OPTCR_BOR_LEV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_BOR_LEV",
+ "location": {
+ "column": "9",
+ "line": "6790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_BOR_LEV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584809@macro@FLASH_OPTCR_WDG_SW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_WDG_SW_Pos",
+ "location": {
+ "column": "9",
+ "line": "6791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_WDG_SW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584890@macro@FLASH_OPTCR_WDG_SW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_WDG_SW_Msk",
+ "location": {
+ "column": "9",
+ "line": "6792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_WDG_SW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@584990@macro@FLASH_OPTCR_WDG_SW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_WDG_SW",
+ "location": {
+ "column": "9",
+ "line": "6793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_WDG_SW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585071@macro@FLASH_OPTCR_nRST_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585152@macro@FLASH_OPTCR_nRST_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585252@macro@FLASH_OPTCR_nRST_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STOP",
+ "location": {
+ "column": "9",
+ "line": "6796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585333@macro@FLASH_OPTCR_nRST_STDBY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STDBY_Pos",
+ "location": {
+ "column": "9",
+ "line": "6797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STDBY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585414@macro@FLASH_OPTCR_nRST_STDBY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STDBY_Msk",
+ "location": {
+ "column": "9",
+ "line": "6798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STDBY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585514@macro@FLASH_OPTCR_nRST_STDBY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nRST_STDBY",
+ "location": {
+ "column": "9",
+ "line": "6799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nRST_STDBY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585595@macro@FLASH_OPTCR_RDP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585676@macro@FLASH_OPTCR_RDP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585776@macro@FLASH_OPTCR_RDP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP",
+ "location": {
+ "column": "9",
+ "line": "6802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585857@macro@FLASH_OPTCR_RDP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_0",
+ "location": {
+ "column": "9",
+ "line": "6803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@585957@macro@FLASH_OPTCR_RDP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_1",
+ "location": {
+ "column": "9",
+ "line": "6804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586057@macro@FLASH_OPTCR_RDP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_2",
+ "location": {
+ "column": "9",
+ "line": "6805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586157@macro@FLASH_OPTCR_RDP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_3",
+ "location": {
+ "column": "9",
+ "line": "6806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586257@macro@FLASH_OPTCR_RDP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_4",
+ "location": {
+ "column": "9",
+ "line": "6807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586357@macro@FLASH_OPTCR_RDP_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_5",
+ "location": {
+ "column": "9",
+ "line": "6808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586457@macro@FLASH_OPTCR_RDP_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_6",
+ "location": {
+ "column": "9",
+ "line": "6809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586557@macro@FLASH_OPTCR_RDP_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_RDP_7",
+ "location": {
+ "column": "9",
+ "line": "6810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_RDP_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586657@macro@FLASH_OPTCR_nWRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586738@macro@FLASH_OPTCR_nWRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586838@macro@FLASH_OPTCR_nWRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP",
+ "location": {
+ "column": "9",
+ "line": "6813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@586919@macro@FLASH_OPTCR_nWRP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_0",
+ "location": {
+ "column": "9",
+ "line": "6814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587000@macro@FLASH_OPTCR_nWRP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_1",
+ "location": {
+ "column": "9",
+ "line": "6815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587081@macro@FLASH_OPTCR_nWRP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_2",
+ "location": {
+ "column": "9",
+ "line": "6816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587162@macro@FLASH_OPTCR_nWRP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_3",
+ "location": {
+ "column": "9",
+ "line": "6817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587243@macro@FLASH_OPTCR_nWRP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_4",
+ "location": {
+ "column": "9",
+ "line": "6818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587324@macro@FLASH_OPTCR_nWRP_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_5",
+ "location": {
+ "column": "9",
+ "line": "6819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587405@macro@FLASH_OPTCR_nWRP_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_6",
+ "location": {
+ "column": "9",
+ "line": "6820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587486@macro@FLASH_OPTCR_nWRP_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_7",
+ "location": {
+ "column": "9",
+ "line": "6821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587567@macro@FLASH_OPTCR_nWRP_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_8",
+ "location": {
+ "column": "9",
+ "line": "6822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587648@macro@FLASH_OPTCR_nWRP_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_9",
+ "location": {
+ "column": "9",
+ "line": "6823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587729@macro@FLASH_OPTCR_nWRP_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_10",
+ "location": {
+ "column": "9",
+ "line": "6824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@587810@macro@FLASH_OPTCR_nWRP_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR_nWRP_11",
+ "location": {
+ "column": "9",
+ "line": "6825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR_nWRP_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588020@macro@FLASH_OPTCR1_nWRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588101@macro@FLASH_OPTCR1_nWRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588201@macro@FLASH_OPTCR1_nWRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP",
+ "location": {
+ "column": "9",
+ "line": "6830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588282@macro@FLASH_OPTCR1_nWRP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_0",
+ "location": {
+ "column": "9",
+ "line": "6831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588382@macro@FLASH_OPTCR1_nWRP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_1",
+ "location": {
+ "column": "9",
+ "line": "6832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588482@macro@FLASH_OPTCR1_nWRP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_2",
+ "location": {
+ "column": "9",
+ "line": "6833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588582@macro@FLASH_OPTCR1_nWRP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_3",
+ "location": {
+ "column": "9",
+ "line": "6834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588682@macro@FLASH_OPTCR1_nWRP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_4",
+ "location": {
+ "column": "9",
+ "line": "6835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588782@macro@FLASH_OPTCR1_nWRP_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_5",
+ "location": {
+ "column": "9",
+ "line": "6836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588882@macro@FLASH_OPTCR1_nWRP_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_6",
+ "location": {
+ "column": "9",
+ "line": "6837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@588982@macro@FLASH_OPTCR1_nWRP_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_7",
+ "location": {
+ "column": "9",
+ "line": "6838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@589082@macro@FLASH_OPTCR1_nWRP_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_8",
+ "location": {
+ "column": "9",
+ "line": "6839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@589182@macro@FLASH_OPTCR1_nWRP_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_9",
+ "location": {
+ "column": "9",
+ "line": "6840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@589282@macro@FLASH_OPTCR1_nWRP_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_10",
+ "location": {
+ "column": "9",
+ "line": "6841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@589382@macro@FLASH_OPTCR1_nWRP_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPTCR1_nWRP_11",
+ "location": {
+ "column": "9",
+ "line": "6842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_OPTCR1_nWRP_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@589976@macro@FSMC_BCR1_MBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590057@macro@FSMC_BCR1_MBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590157@macro@FSMC_BCR1_MBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MBKEN",
+ "location": {
+ "column": "9",
+ "line": "6852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590283@macro@FSMC_BCR1_MUXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MUXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MUXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590364@macro@FSMC_BCR1_MUXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MUXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MUXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590464@macro@FSMC_BCR1_MUXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MUXEN",
+ "location": {
+ "column": "9",
+ "line": "6855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MUXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590592@macro@FSMC_BCR1_MTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590673@macro@FSMC_BCR1_MTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590773@macro@FSMC_BCR1_MTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MTYP",
+ "location": {
+ "column": "9",
+ "line": "6859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590899@macro@FSMC_BCR1_MTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MTYP_0",
+ "location": {
+ "column": "9",
+ "line": "6860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@590999@macro@FSMC_BCR1_MTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MTYP_1",
+ "location": {
+ "column": "9",
+ "line": "6861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591101@macro@FSMC_BCR1_MWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "6863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591182@macro@FSMC_BCR1_MWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "6864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591282@macro@FSMC_BCR1_MWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MWID",
+ "location": {
+ "column": "9",
+ "line": "6865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591408@macro@FSMC_BCR1_MWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MWID_0",
+ "location": {
+ "column": "9",
+ "line": "6866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591508@macro@FSMC_BCR1_MWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_MWID_1",
+ "location": {
+ "column": "9",
+ "line": "6867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_MWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591610@macro@FSMC_BCR1_FACCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_FACCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_FACCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591691@macro@FSMC_BCR1_FACCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_FACCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_FACCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591791@macro@FSMC_BCR1_FACCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_FACCEN",
+ "location": {
+ "column": "9",
+ "line": "6871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_FACCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591917@macro@FSMC_BCR1_BURSTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_BURSTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_BURSTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@591998@macro@FSMC_BCR1_BURSTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_BURSTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_BURSTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592098@macro@FSMC_BCR1_BURSTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_BURSTEN",
+ "location": {
+ "column": "9",
+ "line": "6874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_BURSTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592224@macro@FSMC_BCR1_WAITPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "6875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592305@macro@FSMC_BCR1_WAITPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "6876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592405@macro@FSMC_BCR1_WAITPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITPOL",
+ "location": {
+ "column": "9",
+ "line": "6877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592531@macro@FSMC_BCR1_WRAPMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WRAPMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "6878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WRAPMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592612@macro@FSMC_BCR1_WRAPMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WRAPMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "6879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WRAPMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592712@macro@FSMC_BCR1_WRAPMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WRAPMOD",
+ "location": {
+ "column": "9",
+ "line": "6880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WRAPMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592838@macro@FSMC_BCR1_WAITCFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITCFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "6881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITCFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@592919@macro@FSMC_BCR1_WAITCFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITCFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "6882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITCFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593019@macro@FSMC_BCR1_WAITCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITCFG",
+ "location": {
+ "column": "9",
+ "line": "6883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593145@macro@FSMC_BCR1_WREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593226@macro@FSMC_BCR1_WREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593326@macro@FSMC_BCR1_WREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WREN",
+ "location": {
+ "column": "9",
+ "line": "6886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593452@macro@FSMC_BCR1_WAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593533@macro@FSMC_BCR1_WAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593633@macro@FSMC_BCR1_WAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_WAITEN",
+ "location": {
+ "column": "9",
+ "line": "6889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_WAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593759@macro@FSMC_BCR1_EXTMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_EXTMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "6890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_EXTMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593840@macro@FSMC_BCR1_EXTMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_EXTMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "6891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_EXTMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@593940@macro@FSMC_BCR1_EXTMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_EXTMOD",
+ "location": {
+ "column": "9",
+ "line": "6892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_EXTMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594066@macro@FSMC_BCR1_ASYNCWAIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_ASYNCWAIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "6893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_ASYNCWAIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594147@macro@FSMC_BCR1_ASYNCWAIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_ASYNCWAIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "6894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_ASYNCWAIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594247@macro@FSMC_BCR1_ASYNCWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_ASYNCWAIT",
+ "location": {
+ "column": "9",
+ "line": "6895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_ASYNCWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594373@macro@FSMC_BCR1_CPSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "6896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594454@macro@FSMC_BCR1_CPSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "6897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594554@macro@FSMC_BCR1_CPSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE",
+ "location": {
+ "column": "9",
+ "line": "6898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594656@macro@FSMC_BCR1_CPSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "6899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594756@macro@FSMC_BCR1_CPSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "6900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594856@macro@FSMC_BCR1_CPSIZE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CPSIZE_2",
+ "location": {
+ "column": "9",
+ "line": "6901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CPSIZE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@594956@macro@FSMC_BCR1_CBURSTRW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CBURSTRW_Pos",
+ "location": {
+ "column": "9",
+ "line": "6902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CBURSTRW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595037@macro@FSMC_BCR1_CBURSTRW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CBURSTRW_Msk",
+ "location": {
+ "column": "9",
+ "line": "6903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CBURSTRW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595137@macro@FSMC_BCR1_CBURSTRW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR1_CBURSTRW",
+ "location": {
+ "column": "9",
+ "line": "6904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR1_CBURSTRW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595347@macro@FSMC_BCR2_MBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595428@macro@FSMC_BCR2_MBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595528@macro@FSMC_BCR2_MBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MBKEN",
+ "location": {
+ "column": "9",
+ "line": "6909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595653@macro@FSMC_BCR2_MUXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MUXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MUXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595734@macro@FSMC_BCR2_MUXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MUXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MUXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595834@macro@FSMC_BCR2_MUXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MUXEN",
+ "location": {
+ "column": "9",
+ "line": "6912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MUXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@595962@macro@FSMC_BCR2_MTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596043@macro@FSMC_BCR2_MTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596143@macro@FSMC_BCR2_MTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MTYP",
+ "location": {
+ "column": "9",
+ "line": "6916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596269@macro@FSMC_BCR2_MTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MTYP_0",
+ "location": {
+ "column": "9",
+ "line": "6917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596369@macro@FSMC_BCR2_MTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MTYP_1",
+ "location": {
+ "column": "9",
+ "line": "6918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596471@macro@FSMC_BCR2_MWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "6920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596552@macro@FSMC_BCR2_MWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "6921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596652@macro@FSMC_BCR2_MWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MWID",
+ "location": {
+ "column": "9",
+ "line": "6922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596778@macro@FSMC_BCR2_MWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MWID_0",
+ "location": {
+ "column": "9",
+ "line": "6923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596878@macro@FSMC_BCR2_MWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_MWID_1",
+ "location": {
+ "column": "9",
+ "line": "6924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_MWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@596980@macro@FSMC_BCR2_FACCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_FACCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_FACCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597061@macro@FSMC_BCR2_FACCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_FACCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_FACCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597161@macro@FSMC_BCR2_FACCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_FACCEN",
+ "location": {
+ "column": "9",
+ "line": "6928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_FACCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597287@macro@FSMC_BCR2_BURSTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_BURSTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_BURSTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597368@macro@FSMC_BCR2_BURSTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_BURSTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_BURSTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597468@macro@FSMC_BCR2_BURSTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_BURSTEN",
+ "location": {
+ "column": "9",
+ "line": "6931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_BURSTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597594@macro@FSMC_BCR2_WAITPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "6932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597675@macro@FSMC_BCR2_WAITPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "6933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597775@macro@FSMC_BCR2_WAITPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITPOL",
+ "location": {
+ "column": "9",
+ "line": "6934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597901@macro@FSMC_BCR2_WRAPMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WRAPMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "6935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WRAPMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@597982@macro@FSMC_BCR2_WRAPMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WRAPMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "6936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WRAPMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598082@macro@FSMC_BCR2_WRAPMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WRAPMOD",
+ "location": {
+ "column": "9",
+ "line": "6937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WRAPMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598208@macro@FSMC_BCR2_WAITCFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITCFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "6938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITCFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598289@macro@FSMC_BCR2_WAITCFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITCFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "6939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITCFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598389@macro@FSMC_BCR2_WAITCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITCFG",
+ "location": {
+ "column": "9",
+ "line": "6940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598515@macro@FSMC_BCR2_WREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598596@macro@FSMC_BCR2_WREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598696@macro@FSMC_BCR2_WREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WREN",
+ "location": {
+ "column": "9",
+ "line": "6943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598822@macro@FSMC_BCR2_WAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@598903@macro@FSMC_BCR2_WAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599003@macro@FSMC_BCR2_WAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_WAITEN",
+ "location": {
+ "column": "9",
+ "line": "6946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_WAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599129@macro@FSMC_BCR2_EXTMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_EXTMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "6947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_EXTMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599210@macro@FSMC_BCR2_EXTMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_EXTMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "6948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_EXTMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599310@macro@FSMC_BCR2_EXTMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_EXTMOD",
+ "location": {
+ "column": "9",
+ "line": "6949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_EXTMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599436@macro@FSMC_BCR2_ASYNCWAIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_ASYNCWAIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "6950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_ASYNCWAIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599517@macro@FSMC_BCR2_ASYNCWAIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_ASYNCWAIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "6951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_ASYNCWAIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599617@macro@FSMC_BCR2_ASYNCWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_ASYNCWAIT",
+ "location": {
+ "column": "9",
+ "line": "6952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_ASYNCWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599743@macro@FSMC_BCR2_CPSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "6953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599824@macro@FSMC_BCR2_CPSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "6954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@599924@macro@FSMC_BCR2_CPSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE",
+ "location": {
+ "column": "9",
+ "line": "6955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600026@macro@FSMC_BCR2_CPSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "6956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600126@macro@FSMC_BCR2_CPSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "6957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600226@macro@FSMC_BCR2_CPSIZE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CPSIZE_2",
+ "location": {
+ "column": "9",
+ "line": "6958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CPSIZE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600326@macro@FSMC_BCR2_CBURSTRW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CBURSTRW_Pos",
+ "location": {
+ "column": "9",
+ "line": "6959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CBURSTRW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600407@macro@FSMC_BCR2_CBURSTRW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CBURSTRW_Msk",
+ "location": {
+ "column": "9",
+ "line": "6960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CBURSTRW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600507@macro@FSMC_BCR2_CBURSTRW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR2_CBURSTRW",
+ "location": {
+ "column": "9",
+ "line": "6961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR2_CBURSTRW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600717@macro@FSMC_BCR3_MBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600798@macro@FSMC_BCR3_MBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@600898@macro@FSMC_BCR3_MBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MBKEN",
+ "location": {
+ "column": "9",
+ "line": "6966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601024@macro@FSMC_BCR3_MUXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MUXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MUXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601105@macro@FSMC_BCR3_MUXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MUXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MUXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601205@macro@FSMC_BCR3_MUXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MUXEN",
+ "location": {
+ "column": "9",
+ "line": "6969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MUXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601333@macro@FSMC_BCR3_MTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "6971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601414@macro@FSMC_BCR3_MTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "6972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601514@macro@FSMC_BCR3_MTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MTYP",
+ "location": {
+ "column": "9",
+ "line": "6973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601640@macro@FSMC_BCR3_MTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MTYP_0",
+ "location": {
+ "column": "9",
+ "line": "6974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601740@macro@FSMC_BCR3_MTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MTYP_1",
+ "location": {
+ "column": "9",
+ "line": "6975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601842@macro@FSMC_BCR3_MWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "6977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@601923@macro@FSMC_BCR3_MWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "6978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602023@macro@FSMC_BCR3_MWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MWID",
+ "location": {
+ "column": "9",
+ "line": "6979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602149@macro@FSMC_BCR3_MWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MWID_0",
+ "location": {
+ "column": "9",
+ "line": "6980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602249@macro@FSMC_BCR3_MWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_MWID_1",
+ "location": {
+ "column": "9",
+ "line": "6981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_MWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602351@macro@FSMC_BCR3_FACCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_FACCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_FACCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602432@macro@FSMC_BCR3_FACCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_FACCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_FACCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602532@macro@FSMC_BCR3_FACCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_FACCEN",
+ "location": {
+ "column": "9",
+ "line": "6985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_FACCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602658@macro@FSMC_BCR3_BURSTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_BURSTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_BURSTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602739@macro@FSMC_BCR3_BURSTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_BURSTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_BURSTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602839@macro@FSMC_BCR3_BURSTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_BURSTEN",
+ "location": {
+ "column": "9",
+ "line": "6988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_BURSTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@602965@macro@FSMC_BCR3_WAITPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "6989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603046@macro@FSMC_BCR3_WAITPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "6990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603146@macro@FSMC_BCR3_WAITPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITPOL",
+ "location": {
+ "column": "9",
+ "line": "6991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603272@macro@FSMC_BCR3_WRAPMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WRAPMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "6992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WRAPMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603353@macro@FSMC_BCR3_WRAPMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WRAPMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "6993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WRAPMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603453@macro@FSMC_BCR3_WRAPMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WRAPMOD",
+ "location": {
+ "column": "9",
+ "line": "6994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WRAPMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603579@macro@FSMC_BCR3_WAITCFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITCFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "6995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITCFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603660@macro@FSMC_BCR3_WAITCFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITCFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "6996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITCFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603760@macro@FSMC_BCR3_WAITCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITCFG",
+ "location": {
+ "column": "9",
+ "line": "6997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603886@macro@FSMC_BCR3_WREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "6998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@603967@macro@FSMC_BCR3_WREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "6999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604067@macro@FSMC_BCR3_WREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WREN",
+ "location": {
+ "column": "9",
+ "line": "7000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604193@macro@FSMC_BCR3_WAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604274@macro@FSMC_BCR3_WAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604374@macro@FSMC_BCR3_WAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_WAITEN",
+ "location": {
+ "column": "9",
+ "line": "7003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_WAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604500@macro@FSMC_BCR3_EXTMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_EXTMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_EXTMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604581@macro@FSMC_BCR3_EXTMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_EXTMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_EXTMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604681@macro@FSMC_BCR3_EXTMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_EXTMOD",
+ "location": {
+ "column": "9",
+ "line": "7006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_EXTMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604807@macro@FSMC_BCR3_ASYNCWAIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_ASYNCWAIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_ASYNCWAIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604888@macro@FSMC_BCR3_ASYNCWAIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_ASYNCWAIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_ASYNCWAIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@604988@macro@FSMC_BCR3_ASYNCWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_ASYNCWAIT",
+ "location": {
+ "column": "9",
+ "line": "7009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_ASYNCWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605114@macro@FSMC_BCR3_CPSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "7010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605195@macro@FSMC_BCR3_CPSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "7011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605295@macro@FSMC_BCR3_CPSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE",
+ "location": {
+ "column": "9",
+ "line": "7012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605397@macro@FSMC_BCR3_CPSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "7013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605497@macro@FSMC_BCR3_CPSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "7014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605597@macro@FSMC_BCR3_CPSIZE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CPSIZE_2",
+ "location": {
+ "column": "9",
+ "line": "7015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CPSIZE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605697@macro@FSMC_BCR3_CBURSTRW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CBURSTRW_Pos",
+ "location": {
+ "column": "9",
+ "line": "7016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CBURSTRW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605778@macro@FSMC_BCR3_CBURSTRW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CBURSTRW_Msk",
+ "location": {
+ "column": "9",
+ "line": "7017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CBURSTRW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@605878@macro@FSMC_BCR3_CBURSTRW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR3_CBURSTRW",
+ "location": {
+ "column": "9",
+ "line": "7018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR3_CBURSTRW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606088@macro@FSMC_BCR4_MBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606169@macro@FSMC_BCR4_MBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606269@macro@FSMC_BCR4_MBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MBKEN",
+ "location": {
+ "column": "9",
+ "line": "7023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606379@macro@FSMC_BCR4_MUXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MUXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MUXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606460@macro@FSMC_BCR4_MUXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MUXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MUXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606560@macro@FSMC_BCR4_MUXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MUXEN",
+ "location": {
+ "column": "9",
+ "line": "7026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MUXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606688@macro@FSMC_BCR4_MTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "7028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606769@macro@FSMC_BCR4_MTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "7029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606869@macro@FSMC_BCR4_MTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MTYP",
+ "location": {
+ "column": "9",
+ "line": "7030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@606995@macro@FSMC_BCR4_MTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MTYP_0",
+ "location": {
+ "column": "9",
+ "line": "7031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607095@macro@FSMC_BCR4_MTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MTYP_1",
+ "location": {
+ "column": "9",
+ "line": "7032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607197@macro@FSMC_BCR4_MWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "7034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607278@macro@FSMC_BCR4_MWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "7035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607378@macro@FSMC_BCR4_MWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MWID",
+ "location": {
+ "column": "9",
+ "line": "7036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607504@macro@FSMC_BCR4_MWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MWID_0",
+ "location": {
+ "column": "9",
+ "line": "7037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607604@macro@FSMC_BCR4_MWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_MWID_1",
+ "location": {
+ "column": "9",
+ "line": "7038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_MWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607706@macro@FSMC_BCR4_FACCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_FACCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_FACCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607787@macro@FSMC_BCR4_FACCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_FACCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_FACCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@607887@macro@FSMC_BCR4_FACCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_FACCEN",
+ "location": {
+ "column": "9",
+ "line": "7042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_FACCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608013@macro@FSMC_BCR4_BURSTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_BURSTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_BURSTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608094@macro@FSMC_BCR4_BURSTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_BURSTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_BURSTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608194@macro@FSMC_BCR4_BURSTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_BURSTEN",
+ "location": {
+ "column": "9",
+ "line": "7045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_BURSTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608320@macro@FSMC_BCR4_WAITPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "7046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608401@macro@FSMC_BCR4_WAITPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "7047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608501@macro@FSMC_BCR4_WAITPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITPOL",
+ "location": {
+ "column": "9",
+ "line": "7048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608627@macro@FSMC_BCR4_WRAPMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WRAPMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WRAPMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608708@macro@FSMC_BCR4_WRAPMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WRAPMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WRAPMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608808@macro@FSMC_BCR4_WRAPMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WRAPMOD",
+ "location": {
+ "column": "9",
+ "line": "7051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WRAPMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@608934@macro@FSMC_BCR4_WAITCFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITCFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "7052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITCFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609015@macro@FSMC_BCR4_WAITCFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITCFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "7053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITCFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609115@macro@FSMC_BCR4_WAITCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITCFG",
+ "location": {
+ "column": "9",
+ "line": "7054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609241@macro@FSMC_BCR4_WREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609322@macro@FSMC_BCR4_WREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609422@macro@FSMC_BCR4_WREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WREN",
+ "location": {
+ "column": "9",
+ "line": "7057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609548@macro@FSMC_BCR4_WAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609629@macro@FSMC_BCR4_WAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609729@macro@FSMC_BCR4_WAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_WAITEN",
+ "location": {
+ "column": "9",
+ "line": "7060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_WAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609855@macro@FSMC_BCR4_EXTMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_EXTMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_EXTMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@609936@macro@FSMC_BCR4_EXTMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_EXTMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_EXTMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610036@macro@FSMC_BCR4_EXTMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_EXTMOD",
+ "location": {
+ "column": "9",
+ "line": "7063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_EXTMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610162@macro@FSMC_BCR4_ASYNCWAIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_ASYNCWAIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_ASYNCWAIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610243@macro@FSMC_BCR4_ASYNCWAIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_ASYNCWAIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_ASYNCWAIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610343@macro@FSMC_BCR4_ASYNCWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_ASYNCWAIT",
+ "location": {
+ "column": "9",
+ "line": "7066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_ASYNCWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610469@macro@FSMC_BCR4_CPSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "7067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610550@macro@FSMC_BCR4_CPSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "7068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610650@macro@FSMC_BCR4_CPSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE",
+ "location": {
+ "column": "9",
+ "line": "7069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610752@macro@FSMC_BCR4_CPSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "7070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610852@macro@FSMC_BCR4_CPSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "7071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@610952@macro@FSMC_BCR4_CPSIZE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CPSIZE_2",
+ "location": {
+ "column": "9",
+ "line": "7072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CPSIZE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611052@macro@FSMC_BCR4_CBURSTRW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CBURSTRW_Pos",
+ "location": {
+ "column": "9",
+ "line": "7073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CBURSTRW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611133@macro@FSMC_BCR4_CBURSTRW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CBURSTRW_Msk",
+ "location": {
+ "column": "9",
+ "line": "7074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CBURSTRW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611233@macro@FSMC_BCR4_CBURSTRW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BCR4_CBURSTRW",
+ "location": {
+ "column": "9",
+ "line": "7075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BCR4_CBURSTRW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611442@macro@FSMC_BTR1_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611523@macro@FSMC_BTR1_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611623@macro@FSMC_BTR1_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611758@macro@FSMC_BTR1_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611858@macro@FSMC_BTR1_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@611958@macro@FSMC_BTR1_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612058@macro@FSMC_BTR1_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612160@macro@FSMC_BTR1_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612241@macro@FSMC_BTR1_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612341@macro@FSMC_BTR1_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612475@macro@FSMC_BTR1_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612575@macro@FSMC_BTR1_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612675@macro@FSMC_BTR1_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612775@macro@FSMC_BTR1_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612877@macro@FSMC_BTR1_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@612958@macro@FSMC_BTR1_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613058@macro@FSMC_BTR1_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613185@macro@FSMC_BTR1_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613285@macro@FSMC_BTR1_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613385@macro@FSMC_BTR1_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613485@macro@FSMC_BTR1_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613585@macro@FSMC_BTR1_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613685@macro@FSMC_BTR1_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613785@macro@FSMC_BTR1_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613885@macro@FSMC_BTR1_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@613987@macro@FSMC_BTR1_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614068@macro@FSMC_BTR1_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614168@macro@FSMC_BTR1_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614305@macro@FSMC_BTR1_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614405@macro@FSMC_BTR1_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614505@macro@FSMC_BTR1_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614605@macro@FSMC_BTR1_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614707@macro@FSMC_BTR1_CLKDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "7114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614788@macro@FSMC_BTR1_CLKDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "7115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@614888@macro@FSMC_BTR1_CLKDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV",
+ "location": {
+ "column": "9",
+ "line": "7116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615013@macro@FSMC_BTR1_CLKDIV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_0",
+ "location": {
+ "column": "9",
+ "line": "7117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615113@macro@FSMC_BTR1_CLKDIV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_1",
+ "location": {
+ "column": "9",
+ "line": "7118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615213@macro@FSMC_BTR1_CLKDIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_2",
+ "location": {
+ "column": "9",
+ "line": "7119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615313@macro@FSMC_BTR1_CLKDIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_CLKDIV_3",
+ "location": {
+ "column": "9",
+ "line": "7120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_CLKDIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615415@macro@FSMC_BTR1_DATLAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615496@macro@FSMC_BTR1_DATLAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615596@macro@FSMC_BTR1_DATLAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT",
+ "location": {
+ "column": "9",
+ "line": "7124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615714@macro@FSMC_BTR1_DATLAT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_0",
+ "location": {
+ "column": "9",
+ "line": "7125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615814@macro@FSMC_BTR1_DATLAT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_1",
+ "location": {
+ "column": "9",
+ "line": "7126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@615914@macro@FSMC_BTR1_DATLAT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_2",
+ "location": {
+ "column": "9",
+ "line": "7127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616014@macro@FSMC_BTR1_DATLAT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_DATLAT_3",
+ "location": {
+ "column": "9",
+ "line": "7128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_DATLAT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616116@macro@FSMC_BTR1_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616197@macro@FSMC_BTR1_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616297@macro@FSMC_BTR1_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616415@macro@FSMC_BTR1_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616515@macro@FSMC_BTR1_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR1_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR1_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616699@macro@FSMC_BTR2_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616780@macro@FSMC_BTR2_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@616880@macro@FSMC_BTR2_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617015@macro@FSMC_BTR2_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617115@macro@FSMC_BTR2_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617215@macro@FSMC_BTR2_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617315@macro@FSMC_BTR2_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617417@macro@FSMC_BTR2_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617498@macro@FSMC_BTR2_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617598@macro@FSMC_BTR2_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617732@macro@FSMC_BTR2_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617832@macro@FSMC_BTR2_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@617932@macro@FSMC_BTR2_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618032@macro@FSMC_BTR2_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618134@macro@FSMC_BTR2_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618215@macro@FSMC_BTR2_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618315@macro@FSMC_BTR2_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618442@macro@FSMC_BTR2_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618542@macro@FSMC_BTR2_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618642@macro@FSMC_BTR2_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618742@macro@FSMC_BTR2_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618842@macro@FSMC_BTR2_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@618942@macro@FSMC_BTR2_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619042@macro@FSMC_BTR2_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619142@macro@FSMC_BTR2_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619244@macro@FSMC_BTR2_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619325@macro@FSMC_BTR2_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619425@macro@FSMC_BTR2_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619562@macro@FSMC_BTR2_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619662@macro@FSMC_BTR2_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619762@macro@FSMC_BTR2_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619862@macro@FSMC_BTR2_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@619964@macro@FSMC_BTR2_CLKDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "7173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620045@macro@FSMC_BTR2_CLKDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "7174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620145@macro@FSMC_BTR2_CLKDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV",
+ "location": {
+ "column": "9",
+ "line": "7175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620270@macro@FSMC_BTR2_CLKDIV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_0",
+ "location": {
+ "column": "9",
+ "line": "7176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620370@macro@FSMC_BTR2_CLKDIV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_1",
+ "location": {
+ "column": "9",
+ "line": "7177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620470@macro@FSMC_BTR2_CLKDIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_2",
+ "location": {
+ "column": "9",
+ "line": "7178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620570@macro@FSMC_BTR2_CLKDIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_CLKDIV_3",
+ "location": {
+ "column": "9",
+ "line": "7179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_CLKDIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620672@macro@FSMC_BTR2_DATLAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620753@macro@FSMC_BTR2_DATLAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620853@macro@FSMC_BTR2_DATLAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT",
+ "location": {
+ "column": "9",
+ "line": "7183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@620971@macro@FSMC_BTR2_DATLAT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_0",
+ "location": {
+ "column": "9",
+ "line": "7184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621071@macro@FSMC_BTR2_DATLAT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_1",
+ "location": {
+ "column": "9",
+ "line": "7185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621171@macro@FSMC_BTR2_DATLAT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_2",
+ "location": {
+ "column": "9",
+ "line": "7186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621271@macro@FSMC_BTR2_DATLAT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_DATLAT_3",
+ "location": {
+ "column": "9",
+ "line": "7187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_DATLAT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621373@macro@FSMC_BTR2_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621454@macro@FSMC_BTR2_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621554@macro@FSMC_BTR2_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621672@macro@FSMC_BTR2_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621772@macro@FSMC_BTR2_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR2_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR2_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@621957@macro@FSMC_BTR3_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622038@macro@FSMC_BTR3_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622138@macro@FSMC_BTR3_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622273@macro@FSMC_BTR3_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622373@macro@FSMC_BTR3_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622473@macro@FSMC_BTR3_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622573@macro@FSMC_BTR3_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622675@macro@FSMC_BTR3_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622756@macro@FSMC_BTR3_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622856@macro@FSMC_BTR3_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@622990@macro@FSMC_BTR3_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623090@macro@FSMC_BTR3_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623190@macro@FSMC_BTR3_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623290@macro@FSMC_BTR3_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623392@macro@FSMC_BTR3_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623473@macro@FSMC_BTR3_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623573@macro@FSMC_BTR3_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623700@macro@FSMC_BTR3_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623800@macro@FSMC_BTR3_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@623900@macro@FSMC_BTR3_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624000@macro@FSMC_BTR3_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624100@macro@FSMC_BTR3_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624200@macro@FSMC_BTR3_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624300@macro@FSMC_BTR3_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624400@macro@FSMC_BTR3_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624502@macro@FSMC_BTR3_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624583@macro@FSMC_BTR3_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624683@macro@FSMC_BTR3_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624820@macro@FSMC_BTR3_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@624920@macro@FSMC_BTR3_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625020@macro@FSMC_BTR3_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625120@macro@FSMC_BTR3_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625222@macro@FSMC_BTR3_CLKDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "7232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625303@macro@FSMC_BTR3_CLKDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "7233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625403@macro@FSMC_BTR3_CLKDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV",
+ "location": {
+ "column": "9",
+ "line": "7234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625528@macro@FSMC_BTR3_CLKDIV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_0",
+ "location": {
+ "column": "9",
+ "line": "7235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625628@macro@FSMC_BTR3_CLKDIV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_1",
+ "location": {
+ "column": "9",
+ "line": "7236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625728@macro@FSMC_BTR3_CLKDIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_2",
+ "location": {
+ "column": "9",
+ "line": "7237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625828@macro@FSMC_BTR3_CLKDIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_CLKDIV_3",
+ "location": {
+ "column": "9",
+ "line": "7238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_CLKDIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@625930@macro@FSMC_BTR3_DATLAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626011@macro@FSMC_BTR3_DATLAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626111@macro@FSMC_BTR3_DATLAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT",
+ "location": {
+ "column": "9",
+ "line": "7242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626229@macro@FSMC_BTR3_DATLAT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_0",
+ "location": {
+ "column": "9",
+ "line": "7243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626329@macro@FSMC_BTR3_DATLAT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_1",
+ "location": {
+ "column": "9",
+ "line": "7244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626429@macro@FSMC_BTR3_DATLAT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_2",
+ "location": {
+ "column": "9",
+ "line": "7245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626529@macro@FSMC_BTR3_DATLAT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_DATLAT_3",
+ "location": {
+ "column": "9",
+ "line": "7246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_DATLAT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626631@macro@FSMC_BTR3_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626712@macro@FSMC_BTR3_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626812@macro@FSMC_BTR3_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@626930@macro@FSMC_BTR3_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627030@macro@FSMC_BTR3_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR3_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR3_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627214@macro@FSMC_BTR4_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627295@macro@FSMC_BTR4_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627395@macro@FSMC_BTR4_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627530@macro@FSMC_BTR4_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627630@macro@FSMC_BTR4_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627730@macro@FSMC_BTR4_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627830@macro@FSMC_BTR4_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@627932@macro@FSMC_BTR4_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628013@macro@FSMC_BTR4_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628113@macro@FSMC_BTR4_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628247@macro@FSMC_BTR4_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628347@macro@FSMC_BTR4_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628447@macro@FSMC_BTR4_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628547@macro@FSMC_BTR4_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628649@macro@FSMC_BTR4_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628730@macro@FSMC_BTR4_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628830@macro@FSMC_BTR4_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@628957@macro@FSMC_BTR4_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629057@macro@FSMC_BTR4_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629157@macro@FSMC_BTR4_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629257@macro@FSMC_BTR4_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629357@macro@FSMC_BTR4_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629457@macro@FSMC_BTR4_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629557@macro@FSMC_BTR4_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629657@macro@FSMC_BTR4_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629759@macro@FSMC_BTR4_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629840@macro@FSMC_BTR4_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@629940@macro@FSMC_BTR4_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630077@macro@FSMC_BTR4_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630177@macro@FSMC_BTR4_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630277@macro@FSMC_BTR4_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630377@macro@FSMC_BTR4_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630479@macro@FSMC_BTR4_CLKDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "7291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630560@macro@FSMC_BTR4_CLKDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "7292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630660@macro@FSMC_BTR4_CLKDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV",
+ "location": {
+ "column": "9",
+ "line": "7293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630785@macro@FSMC_BTR4_CLKDIV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_0",
+ "location": {
+ "column": "9",
+ "line": "7294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630885@macro@FSMC_BTR4_CLKDIV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_1",
+ "location": {
+ "column": "9",
+ "line": "7295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@630985@macro@FSMC_BTR4_CLKDIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_2",
+ "location": {
+ "column": "9",
+ "line": "7296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631085@macro@FSMC_BTR4_CLKDIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_CLKDIV_3",
+ "location": {
+ "column": "9",
+ "line": "7297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_CLKDIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631187@macro@FSMC_BTR4_DATLAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631268@macro@FSMC_BTR4_DATLAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631368@macro@FSMC_BTR4_DATLAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT",
+ "location": {
+ "column": "9",
+ "line": "7301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631486@macro@FSMC_BTR4_DATLAT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_0",
+ "location": {
+ "column": "9",
+ "line": "7302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631586@macro@FSMC_BTR4_DATLAT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_1",
+ "location": {
+ "column": "9",
+ "line": "7303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631686@macro@FSMC_BTR4_DATLAT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_2",
+ "location": {
+ "column": "9",
+ "line": "7304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631786@macro@FSMC_BTR4_DATLAT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_DATLAT_3",
+ "location": {
+ "column": "9",
+ "line": "7305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_DATLAT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631888@macro@FSMC_BTR4_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@631969@macro@FSMC_BTR4_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632069@macro@FSMC_BTR4_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632187@macro@FSMC_BTR4_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632287@macro@FSMC_BTR4_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BTR4_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BTR4_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632471@macro@FSMC_BWTR1_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632552@macro@FSMC_BWTR1_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632652@macro@FSMC_BWTR1_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632787@macro@FSMC_BWTR1_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632887@macro@FSMC_BWTR1_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@632987@macro@FSMC_BWTR1_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633087@macro@FSMC_BWTR1_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633189@macro@FSMC_BWTR1_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633270@macro@FSMC_BWTR1_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633370@macro@FSMC_BWTR1_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633504@macro@FSMC_BWTR1_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633604@macro@FSMC_BWTR1_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633704@macro@FSMC_BWTR1_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633804@macro@FSMC_BWTR1_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633906@macro@FSMC_BWTR1_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@633987@macro@FSMC_BWTR1_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634087@macro@FSMC_BWTR1_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634214@macro@FSMC_BWTR1_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634314@macro@FSMC_BWTR1_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634414@macro@FSMC_BWTR1_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634514@macro@FSMC_BWTR1_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634614@macro@FSMC_BWTR1_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634714@macro@FSMC_BWTR1_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634814@macro@FSMC_BWTR1_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@634914@macro@FSMC_BWTR1_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635016@macro@FSMC_BWTR1_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635097@macro@FSMC_BWTR1_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635197@macro@FSMC_BWTR1_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635328@macro@FSMC_BWTR1_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635428@macro@FSMC_BWTR1_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635528@macro@FSMC_BWTR1_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635628@macro@FSMC_BWTR1_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635730@macro@FSMC_BWTR1_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635811@macro@FSMC_BWTR1_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@635911@macro@FSMC_BWTR1_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636029@macro@FSMC_BWTR1_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636129@macro@FSMC_BWTR1_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR1_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR1_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636313@macro@FSMC_BWTR2_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636394@macro@FSMC_BWTR2_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636494@macro@FSMC_BWTR2_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636629@macro@FSMC_BWTR2_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636729@macro@FSMC_BWTR2_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636829@macro@FSMC_BWTR2_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@636929@macro@FSMC_BWTR2_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637031@macro@FSMC_BWTR2_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637112@macro@FSMC_BWTR2_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637212@macro@FSMC_BWTR2_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637346@macro@FSMC_BWTR2_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637446@macro@FSMC_BWTR2_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637546@macro@FSMC_BWTR2_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637646@macro@FSMC_BWTR2_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637748@macro@FSMC_BWTR2_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637829@macro@FSMC_BWTR2_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@637929@macro@FSMC_BWTR2_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638056@macro@FSMC_BWTR2_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638156@macro@FSMC_BWTR2_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638256@macro@FSMC_BWTR2_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638356@macro@FSMC_BWTR2_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638456@macro@FSMC_BWTR2_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638556@macro@FSMC_BWTR2_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638656@macro@FSMC_BWTR2_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638756@macro@FSMC_BWTR2_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638858@macro@FSMC_BWTR2_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@638939@macro@FSMC_BWTR2_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639039@macro@FSMC_BWTR2_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639170@macro@FSMC_BWTR2_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639270@macro@FSMC_BWTR2_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639370@macro@FSMC_BWTR2_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639470@macro@FSMC_BWTR2_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639572@macro@FSMC_BWTR2_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639653@macro@FSMC_BWTR2_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639753@macro@FSMC_BWTR2_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639871@macro@FSMC_BWTR2_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@639971@macro@FSMC_BWTR2_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR2_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR2_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640155@macro@FSMC_BWTR3_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640236@macro@FSMC_BWTR3_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640336@macro@FSMC_BWTR3_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640471@macro@FSMC_BWTR3_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640571@macro@FSMC_BWTR3_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640671@macro@FSMC_BWTR3_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640771@macro@FSMC_BWTR3_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640873@macro@FSMC_BWTR3_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@640954@macro@FSMC_BWTR3_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641054@macro@FSMC_BWTR3_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641188@macro@FSMC_BWTR3_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641288@macro@FSMC_BWTR3_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641388@macro@FSMC_BWTR3_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641488@macro@FSMC_BWTR3_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641590@macro@FSMC_BWTR3_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641671@macro@FSMC_BWTR3_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641771@macro@FSMC_BWTR3_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641898@macro@FSMC_BWTR3_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@641998@macro@FSMC_BWTR3_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642098@macro@FSMC_BWTR3_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642198@macro@FSMC_BWTR3_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642298@macro@FSMC_BWTR3_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642398@macro@FSMC_BWTR3_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642498@macro@FSMC_BWTR3_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642598@macro@FSMC_BWTR3_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642700@macro@FSMC_BWTR3_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642781@macro@FSMC_BWTR3_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@642881@macro@FSMC_BWTR3_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643012@macro@FSMC_BWTR3_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643112@macro@FSMC_BWTR3_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643212@macro@FSMC_BWTR3_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643312@macro@FSMC_BWTR3_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643414@macro@FSMC_BWTR3_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643495@macro@FSMC_BWTR3_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643595@macro@FSMC_BWTR3_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643713@macro@FSMC_BWTR3_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643813@macro@FSMC_BWTR3_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR3_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR3_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@643997@macro@FSMC_BWTR4_ADDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "7443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644078@macro@FSMC_BWTR4_ADDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "7444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644178@macro@FSMC_BWTR4_ADDSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET",
+ "location": {
+ "column": "9",
+ "line": "7445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644313@macro@FSMC_BWTR4_ADDSET_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_0",
+ "location": {
+ "column": "9",
+ "line": "7446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644413@macro@FSMC_BWTR4_ADDSET_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_1",
+ "location": {
+ "column": "9",
+ "line": "7447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644513@macro@FSMC_BWTR4_ADDSET_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_2",
+ "location": {
+ "column": "9",
+ "line": "7448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644613@macro@FSMC_BWTR4_ADDSET_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDSET_3",
+ "location": {
+ "column": "9",
+ "line": "7449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDSET_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644715@macro@FSMC_BWTR4_ADDHLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644796@macro@FSMC_BWTR4_ADDHLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@644896@macro@FSMC_BWTR4_ADDHLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD",
+ "location": {
+ "column": "9",
+ "line": "7453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645030@macro@FSMC_BWTR4_ADDHLD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_0",
+ "location": {
+ "column": "9",
+ "line": "7454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645130@macro@FSMC_BWTR4_ADDHLD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_1",
+ "location": {
+ "column": "9",
+ "line": "7455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645230@macro@FSMC_BWTR4_ADDHLD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_2",
+ "location": {
+ "column": "9",
+ "line": "7456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645330@macro@FSMC_BWTR4_ADDHLD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ADDHLD_3",
+ "location": {
+ "column": "9",
+ "line": "7457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ADDHLD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645432@macro@FSMC_BWTR4_DATAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "7459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645513@macro@FSMC_BWTR4_DATAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "7460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645613@macro@FSMC_BWTR4_DATAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST",
+ "location": {
+ "column": "9",
+ "line": "7461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645740@macro@FSMC_BWTR4_DATAST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_0",
+ "location": {
+ "column": "9",
+ "line": "7462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645833@macro@FSMC_BWTR4_DATAST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_1",
+ "location": {
+ "column": "9",
+ "line": "7463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@645926@macro@FSMC_BWTR4_DATAST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_2",
+ "location": {
+ "column": "9",
+ "line": "7464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646019@macro@FSMC_BWTR4_DATAST_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_3",
+ "location": {
+ "column": "9",
+ "line": "7465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646112@macro@FSMC_BWTR4_DATAST_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_4",
+ "location": {
+ "column": "9",
+ "line": "7466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646205@macro@FSMC_BWTR4_DATAST_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_5",
+ "location": {
+ "column": "9",
+ "line": "7467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646298@macro@FSMC_BWTR4_DATAST_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_6",
+ "location": {
+ "column": "9",
+ "line": "7468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646391@macro@FSMC_BWTR4_DATAST_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_DATAST_7",
+ "location": {
+ "column": "9",
+ "line": "7469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_DATAST_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646486@macro@FSMC_BWTR4_BUSTURN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646567@macro@FSMC_BWTR4_BUSTURN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646667@macro@FSMC_BWTR4_BUSTURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN",
+ "location": {
+ "column": "9",
+ "line": "7473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646798@macro@FSMC_BWTR4_BUSTURN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_0",
+ "location": {
+ "column": "9",
+ "line": "7474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646898@macro@FSMC_BWTR4_BUSTURN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_1",
+ "location": {
+ "column": "9",
+ "line": "7475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@646998@macro@FSMC_BWTR4_BUSTURN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_2",
+ "location": {
+ "column": "9",
+ "line": "7476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647098@macro@FSMC_BWTR4_BUSTURN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_BUSTURN_3",
+ "location": {
+ "column": "9",
+ "line": "7477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_BUSTURN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647200@macro@FSMC_BWTR4_ACCMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ACCMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "7479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ACCMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647281@macro@FSMC_BWTR4_ACCMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ACCMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "7480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ACCMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647381@macro@FSMC_BWTR4_ACCMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ACCMOD",
+ "location": {
+ "column": "9",
+ "line": "7481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ACCMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647499@macro@FSMC_BWTR4_ACCMOD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ACCMOD_0",
+ "location": {
+ "column": "9",
+ "line": "7482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ACCMOD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647599@macro@FSMC_BWTR4_ACCMOD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_BWTR4_ACCMOD_1",
+ "location": {
+ "column": "9",
+ "line": "7483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_BWTR4_ACCMOD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647783@macro@FSMC_PCR2_PWAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647864@macro@FSMC_PCR2_PWAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@647964@macro@FSMC_PCR2_PWAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWAITEN",
+ "location": {
+ "column": "9",
+ "line": "7488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648075@macro@FSMC_PCR2_PBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648156@macro@FSMC_PCR2_PBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648256@macro@FSMC_PCR2_PBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PBKEN",
+ "location": {
+ "column": "9",
+ "line": "7491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648385@macro@FSMC_PCR2_PTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "7492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648466@macro@FSMC_PCR2_PTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "7493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648566@macro@FSMC_PCR2_PTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PTYP",
+ "location": {
+ "column": "9",
+ "line": "7494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648667@macro@FSMC_PCR2_PWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "7496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648748@macro@FSMC_PCR2_PWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "7497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648848@macro@FSMC_PCR2_PWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWID",
+ "location": {
+ "column": "9",
+ "line": "7498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@648977@macro@FSMC_PCR2_PWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWID_0",
+ "location": {
+ "column": "9",
+ "line": "7499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649077@macro@FSMC_PCR2_PWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_PWID_1",
+ "location": {
+ "column": "9",
+ "line": "7500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_PWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649179@macro@FSMC_PCR2_ECCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649260@macro@FSMC_PCR2_ECCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649360@macro@FSMC_PCR2_ECCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCEN",
+ "location": {
+ "column": "9",
+ "line": "7504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649482@macro@FSMC_PCR2_TCLR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649563@macro@FSMC_PCR2_TCLR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649663@macro@FSMC_PCR2_TCLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR",
+ "location": {
+ "column": "9",
+ "line": "7508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649783@macro@FSMC_PCR2_TCLR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_0",
+ "location": {
+ "column": "9",
+ "line": "7509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649883@macro@FSMC_PCR2_TCLR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_1",
+ "location": {
+ "column": "9",
+ "line": "7510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@649983@macro@FSMC_PCR2_TCLR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_2",
+ "location": {
+ "column": "9",
+ "line": "7511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650083@macro@FSMC_PCR2_TCLR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TCLR_3",
+ "location": {
+ "column": "9",
+ "line": "7512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TCLR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650185@macro@FSMC_PCR2_TAR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650266@macro@FSMC_PCR2_TAR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650366@macro@FSMC_PCR2_TAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR",
+ "location": {
+ "column": "9",
+ "line": "7516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650485@macro@FSMC_PCR2_TAR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_0",
+ "location": {
+ "column": "9",
+ "line": "7517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650585@macro@FSMC_PCR2_TAR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_1",
+ "location": {
+ "column": "9",
+ "line": "7518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650685@macro@FSMC_PCR2_TAR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_2",
+ "location": {
+ "column": "9",
+ "line": "7519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650785@macro@FSMC_PCR2_TAR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_TAR_3",
+ "location": {
+ "column": "9",
+ "line": "7520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_TAR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650887@macro@FSMC_PCR2_ECCPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@650968@macro@FSMC_PCR2_ECCPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651068@macro@FSMC_PCR2_ECCPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS",
+ "location": {
+ "column": "9",
+ "line": "7524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651187@macro@FSMC_PCR2_ECCPS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS_0",
+ "location": {
+ "column": "9",
+ "line": "7525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651287@macro@FSMC_PCR2_ECCPS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS_1",
+ "location": {
+ "column": "9",
+ "line": "7526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651387@macro@FSMC_PCR2_ECCPS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR2_ECCPS_2",
+ "location": {
+ "column": "9",
+ "line": "7527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR2_ECCPS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651571@macro@FSMC_PCR3_PWAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651652@macro@FSMC_PCR3_PWAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651752@macro@FSMC_PCR3_PWAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWAITEN",
+ "location": {
+ "column": "9",
+ "line": "7532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651863@macro@FSMC_PCR3_PBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@651944@macro@FSMC_PCR3_PBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652044@macro@FSMC_PCR3_PBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PBKEN",
+ "location": {
+ "column": "9",
+ "line": "7535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652173@macro@FSMC_PCR3_PTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "7536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652254@macro@FSMC_PCR3_PTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "7537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652354@macro@FSMC_PCR3_PTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PTYP",
+ "location": {
+ "column": "9",
+ "line": "7538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652455@macro@FSMC_PCR3_PWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "7540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652536@macro@FSMC_PCR3_PWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "7541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652636@macro@FSMC_PCR3_PWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWID",
+ "location": {
+ "column": "9",
+ "line": "7542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652765@macro@FSMC_PCR3_PWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWID_0",
+ "location": {
+ "column": "9",
+ "line": "7543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652865@macro@FSMC_PCR3_PWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_PWID_1",
+ "location": {
+ "column": "9",
+ "line": "7544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_PWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@652967@macro@FSMC_PCR3_ECCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653048@macro@FSMC_PCR3_ECCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653148@macro@FSMC_PCR3_ECCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCEN",
+ "location": {
+ "column": "9",
+ "line": "7548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653270@macro@FSMC_PCR3_TCLR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653351@macro@FSMC_PCR3_TCLR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653451@macro@FSMC_PCR3_TCLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR",
+ "location": {
+ "column": "9",
+ "line": "7552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653571@macro@FSMC_PCR3_TCLR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_0",
+ "location": {
+ "column": "9",
+ "line": "7553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653671@macro@FSMC_PCR3_TCLR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_1",
+ "location": {
+ "column": "9",
+ "line": "7554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653771@macro@FSMC_PCR3_TCLR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_2",
+ "location": {
+ "column": "9",
+ "line": "7555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653871@macro@FSMC_PCR3_TCLR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TCLR_3",
+ "location": {
+ "column": "9",
+ "line": "7556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TCLR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@653973@macro@FSMC_PCR3_TAR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654054@macro@FSMC_PCR3_TAR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654154@macro@FSMC_PCR3_TAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR",
+ "location": {
+ "column": "9",
+ "line": "7560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654273@macro@FSMC_PCR3_TAR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_0",
+ "location": {
+ "column": "9",
+ "line": "7561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654373@macro@FSMC_PCR3_TAR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_1",
+ "location": {
+ "column": "9",
+ "line": "7562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654473@macro@FSMC_PCR3_TAR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_2",
+ "location": {
+ "column": "9",
+ "line": "7563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654573@macro@FSMC_PCR3_TAR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_TAR_3",
+ "location": {
+ "column": "9",
+ "line": "7564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_TAR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654675@macro@FSMC_PCR3_ECCPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654756@macro@FSMC_PCR3_ECCPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654856@macro@FSMC_PCR3_ECCPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS",
+ "location": {
+ "column": "9",
+ "line": "7568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@654975@macro@FSMC_PCR3_ECCPS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS_0",
+ "location": {
+ "column": "9",
+ "line": "7569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655075@macro@FSMC_PCR3_ECCPS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS_1",
+ "location": {
+ "column": "9",
+ "line": "7570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655175@macro@FSMC_PCR3_ECCPS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR3_ECCPS_2",
+ "location": {
+ "column": "9",
+ "line": "7571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR3_ECCPS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655359@macro@FSMC_PCR4_PWAITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWAITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWAITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655440@macro@FSMC_PCR4_PWAITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWAITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWAITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655540@macro@FSMC_PCR4_PWAITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWAITEN",
+ "location": {
+ "column": "9",
+ "line": "7576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWAITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655651@macro@FSMC_PCR4_PBKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PBKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PBKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655732@macro@FSMC_PCR4_PBKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PBKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PBKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655832@macro@FSMC_PCR4_PBKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PBKEN",
+ "location": {
+ "column": "9",
+ "line": "7579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PBKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@655961@macro@FSMC_PCR4_PTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "7580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656042@macro@FSMC_PCR4_PTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "7581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656142@macro@FSMC_PCR4_PTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PTYP",
+ "location": {
+ "column": "9",
+ "line": "7582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656243@macro@FSMC_PCR4_PWID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWID_Pos",
+ "location": {
+ "column": "9",
+ "line": "7584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656324@macro@FSMC_PCR4_PWID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWID_Msk",
+ "location": {
+ "column": "9",
+ "line": "7585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656424@macro@FSMC_PCR4_PWID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWID",
+ "location": {
+ "column": "9",
+ "line": "7586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656553@macro@FSMC_PCR4_PWID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWID_0",
+ "location": {
+ "column": "9",
+ "line": "7587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656653@macro@FSMC_PCR4_PWID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_PWID_1",
+ "location": {
+ "column": "9",
+ "line": "7588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_PWID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656755@macro@FSMC_PCR4_ECCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656836@macro@FSMC_PCR4_ECCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@656936@macro@FSMC_PCR4_ECCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCEN",
+ "location": {
+ "column": "9",
+ "line": "7592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657058@macro@FSMC_PCR4_TCLR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657139@macro@FSMC_PCR4_TCLR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657239@macro@FSMC_PCR4_TCLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR",
+ "location": {
+ "column": "9",
+ "line": "7596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657359@macro@FSMC_PCR4_TCLR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_0",
+ "location": {
+ "column": "9",
+ "line": "7597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657459@macro@FSMC_PCR4_TCLR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_1",
+ "location": {
+ "column": "9",
+ "line": "7598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657559@macro@FSMC_PCR4_TCLR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_2",
+ "location": {
+ "column": "9",
+ "line": "7599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657659@macro@FSMC_PCR4_TCLR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TCLR_3",
+ "location": {
+ "column": "9",
+ "line": "7600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TCLR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657761@macro@FSMC_PCR4_TAR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_Pos",
+ "location": {
+ "column": "9",
+ "line": "7602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657842@macro@FSMC_PCR4_TAR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_Msk",
+ "location": {
+ "column": "9",
+ "line": "7603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@657942@macro@FSMC_PCR4_TAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR",
+ "location": {
+ "column": "9",
+ "line": "7604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658061@macro@FSMC_PCR4_TAR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_0",
+ "location": {
+ "column": "9",
+ "line": "7605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658161@macro@FSMC_PCR4_TAR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_1",
+ "location": {
+ "column": "9",
+ "line": "7606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658261@macro@FSMC_PCR4_TAR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_2",
+ "location": {
+ "column": "9",
+ "line": "7607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658361@macro@FSMC_PCR4_TAR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_TAR_3",
+ "location": {
+ "column": "9",
+ "line": "7608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_TAR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658463@macro@FSMC_PCR4_ECCPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658544@macro@FSMC_PCR4_ECCPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658644@macro@FSMC_PCR4_ECCPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS",
+ "location": {
+ "column": "9",
+ "line": "7612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658763@macro@FSMC_PCR4_ECCPS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS_0",
+ "location": {
+ "column": "9",
+ "line": "7613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658863@macro@FSMC_PCR4_ECCPS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS_1",
+ "location": {
+ "column": "9",
+ "line": "7614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@658963@macro@FSMC_PCR4_ECCPS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PCR4_ECCPS_2",
+ "location": {
+ "column": "9",
+ "line": "7615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PCR4_ECCPS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659147@macro@FSMC_SR2_IRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659228@macro@FSMC_SR2_IRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659328@macro@FSMC_SR2_IRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IRS",
+ "location": {
+ "column": "9",
+ "line": "7620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659459@macro@FSMC_SR2_ILS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659540@macro@FSMC_SR2_ILS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659640@macro@FSMC_SR2_ILS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILS",
+ "location": {
+ "column": "9",
+ "line": "7623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659771@macro@FSMC_SR2_IFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659852@macro@FSMC_SR2_IFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@659952@macro@FSMC_SR2_IFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFS",
+ "location": {
+ "column": "9",
+ "line": "7626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660083@macro@FSMC_SR2_IREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660164@macro@FSMC_SR2_IREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660264@macro@FSMC_SR2_IREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IREN",
+ "location": {
+ "column": "9",
+ "line": "7629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660395@macro@FSMC_SR2_ILEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660476@macro@FSMC_SR2_ILEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660576@macro@FSMC_SR2_ILEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_ILEN",
+ "location": {
+ "column": "9",
+ "line": "7632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_ILEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660707@macro@FSMC_SR2_IFEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660788@macro@FSMC_SR2_IFEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@660888@macro@FSMC_SR2_IFEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_IFEN",
+ "location": {
+ "column": "9",
+ "line": "7635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_IFEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661019@macro@FSMC_SR2_FEMPT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_FEMPT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_FEMPT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661100@macro@FSMC_SR2_FEMPT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_FEMPT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_FEMPT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661200@macro@FSMC_SR2_FEMPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR2_FEMPT",
+ "location": {
+ "column": "9",
+ "line": "7638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR2_FEMPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661382@macro@FSMC_SR3_IRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661463@macro@FSMC_SR3_IRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661563@macro@FSMC_SR3_IRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IRS",
+ "location": {
+ "column": "9",
+ "line": "7643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661694@macro@FSMC_SR3_ILS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661775@macro@FSMC_SR3_ILS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@661875@macro@FSMC_SR3_ILS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILS",
+ "location": {
+ "column": "9",
+ "line": "7646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662006@macro@FSMC_SR3_IFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662087@macro@FSMC_SR3_IFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662187@macro@FSMC_SR3_IFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFS",
+ "location": {
+ "column": "9",
+ "line": "7649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662318@macro@FSMC_SR3_IREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662399@macro@FSMC_SR3_IREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662499@macro@FSMC_SR3_IREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IREN",
+ "location": {
+ "column": "9",
+ "line": "7652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662630@macro@FSMC_SR3_ILEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662711@macro@FSMC_SR3_ILEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662811@macro@FSMC_SR3_ILEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_ILEN",
+ "location": {
+ "column": "9",
+ "line": "7655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_ILEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@662942@macro@FSMC_SR3_IFEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663023@macro@FSMC_SR3_IFEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663123@macro@FSMC_SR3_IFEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_IFEN",
+ "location": {
+ "column": "9",
+ "line": "7658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_IFEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663254@macro@FSMC_SR3_FEMPT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_FEMPT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_FEMPT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663335@macro@FSMC_SR3_FEMPT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_FEMPT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_FEMPT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663435@macro@FSMC_SR3_FEMPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR3_FEMPT",
+ "location": {
+ "column": "9",
+ "line": "7661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR3_FEMPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663617@macro@FSMC_SR4_IRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663698@macro@FSMC_SR4_IRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663798@macro@FSMC_SR4_IRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IRS",
+ "location": {
+ "column": "9",
+ "line": "7666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@663930@macro@FSMC_SR4_ILS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664011@macro@FSMC_SR4_ILS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664111@macro@FSMC_SR4_ILS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILS",
+ "location": {
+ "column": "9",
+ "line": "7669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664243@macro@FSMC_SR4_IFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "7670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664324@macro@FSMC_SR4_IFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "7671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664424@macro@FSMC_SR4_IFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFS",
+ "location": {
+ "column": "9",
+ "line": "7672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664556@macro@FSMC_SR4_IREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664637@macro@FSMC_SR4_IREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664737@macro@FSMC_SR4_IREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IREN",
+ "location": {
+ "column": "9",
+ "line": "7675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664869@macro@FSMC_SR4_ILEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@664950@macro@FSMC_SR4_ILEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665050@macro@FSMC_SR4_ILEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_ILEN",
+ "location": {
+ "column": "9",
+ "line": "7678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_ILEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665182@macro@FSMC_SR4_IFEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "7679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665263@macro@FSMC_SR4_IFEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "7680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665363@macro@FSMC_SR4_IFEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_IFEN",
+ "location": {
+ "column": "9",
+ "line": "7681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_IFEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665495@macro@FSMC_SR4_FEMPT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_FEMPT_Pos",
+ "location": {
+ "column": "9",
+ "line": "7682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_FEMPT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665576@macro@FSMC_SR4_FEMPT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_FEMPT_Msk",
+ "location": {
+ "column": "9",
+ "line": "7683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_FEMPT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665676@macro@FSMC_SR4_FEMPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_SR4_FEMPT",
+ "location": {
+ "column": "9",
+ "line": "7684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_SR4_FEMPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665858@macro@FSMC_PMEM2_MEMSET2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@665939@macro@FSMC_PMEM2_MEMSET2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666039@macro@FSMC_PMEM2_MEMSET2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2",
+ "location": {
+ "column": "9",
+ "line": "7689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666173@macro@FSMC_PMEM2_MEMSET2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_0",
+ "location": {
+ "column": "9",
+ "line": "7690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666273@macro@FSMC_PMEM2_MEMSET2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_1",
+ "location": {
+ "column": "9",
+ "line": "7691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666373@macro@FSMC_PMEM2_MEMSET2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_2",
+ "location": {
+ "column": "9",
+ "line": "7692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666473@macro@FSMC_PMEM2_MEMSET2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_3",
+ "location": {
+ "column": "9",
+ "line": "7693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666573@macro@FSMC_PMEM2_MEMSET2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_4",
+ "location": {
+ "column": "9",
+ "line": "7694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666673@macro@FSMC_PMEM2_MEMSET2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_5",
+ "location": {
+ "column": "9",
+ "line": "7695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666773@macro@FSMC_PMEM2_MEMSET2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_6",
+ "location": {
+ "column": "9",
+ "line": "7696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666873@macro@FSMC_PMEM2_MEMSET2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMSET2_7",
+ "location": {
+ "column": "9",
+ "line": "7697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMSET2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@666975@macro@FSMC_PMEM2_MEMWAIT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667056@macro@FSMC_PMEM2_MEMWAIT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667156@macro@FSMC_PMEM2_MEMWAIT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2",
+ "location": {
+ "column": "9",
+ "line": "7701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667290@macro@FSMC_PMEM2_MEMWAIT2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_0",
+ "location": {
+ "column": "9",
+ "line": "7702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667390@macro@FSMC_PMEM2_MEMWAIT2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_1",
+ "location": {
+ "column": "9",
+ "line": "7703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667490@macro@FSMC_PMEM2_MEMWAIT2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_2",
+ "location": {
+ "column": "9",
+ "line": "7704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667590@macro@FSMC_PMEM2_MEMWAIT2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_3",
+ "location": {
+ "column": "9",
+ "line": "7705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667690@macro@FSMC_PMEM2_MEMWAIT2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_4",
+ "location": {
+ "column": "9",
+ "line": "7706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667790@macro@FSMC_PMEM2_MEMWAIT2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_5",
+ "location": {
+ "column": "9",
+ "line": "7707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667890@macro@FSMC_PMEM2_MEMWAIT2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_6",
+ "location": {
+ "column": "9",
+ "line": "7708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@667990@macro@FSMC_PMEM2_MEMWAIT2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMWAIT2_7",
+ "location": {
+ "column": "9",
+ "line": "7709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMWAIT2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668092@macro@FSMC_PMEM2_MEMHOLD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668173@macro@FSMC_PMEM2_MEMHOLD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668273@macro@FSMC_PMEM2_MEMHOLD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2",
+ "location": {
+ "column": "9",
+ "line": "7713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668407@macro@FSMC_PMEM2_MEMHOLD2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_0",
+ "location": {
+ "column": "9",
+ "line": "7714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668507@macro@FSMC_PMEM2_MEMHOLD2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_1",
+ "location": {
+ "column": "9",
+ "line": "7715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668607@macro@FSMC_PMEM2_MEMHOLD2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_2",
+ "location": {
+ "column": "9",
+ "line": "7716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668707@macro@FSMC_PMEM2_MEMHOLD2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_3",
+ "location": {
+ "column": "9",
+ "line": "7717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668807@macro@FSMC_PMEM2_MEMHOLD2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_4",
+ "location": {
+ "column": "9",
+ "line": "7718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@668907@macro@FSMC_PMEM2_MEMHOLD2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_5",
+ "location": {
+ "column": "9",
+ "line": "7719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669007@macro@FSMC_PMEM2_MEMHOLD2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_6",
+ "location": {
+ "column": "9",
+ "line": "7720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669107@macro@FSMC_PMEM2_MEMHOLD2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHOLD2_7",
+ "location": {
+ "column": "9",
+ "line": "7721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHOLD2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669209@macro@FSMC_PMEM2_MEMHIZ2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669290@macro@FSMC_PMEM2_MEMHIZ2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669390@macro@FSMC_PMEM2_MEMHIZ2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2",
+ "location": {
+ "column": "9",
+ "line": "7725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669530@macro@FSMC_PMEM2_MEMHIZ2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_0",
+ "location": {
+ "column": "9",
+ "line": "7726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669630@macro@FSMC_PMEM2_MEMHIZ2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_1",
+ "location": {
+ "column": "9",
+ "line": "7727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669730@macro@FSMC_PMEM2_MEMHIZ2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_2",
+ "location": {
+ "column": "9",
+ "line": "7728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669830@macro@FSMC_PMEM2_MEMHIZ2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_3",
+ "location": {
+ "column": "9",
+ "line": "7729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@669930@macro@FSMC_PMEM2_MEMHIZ2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_4",
+ "location": {
+ "column": "9",
+ "line": "7730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670030@macro@FSMC_PMEM2_MEMHIZ2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_5",
+ "location": {
+ "column": "9",
+ "line": "7731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670130@macro@FSMC_PMEM2_MEMHIZ2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_6",
+ "location": {
+ "column": "9",
+ "line": "7732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670230@macro@FSMC_PMEM2_MEMHIZ2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM2_MEMHIZ2_7",
+ "location": {
+ "column": "9",
+ "line": "7733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM2_MEMHIZ2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670414@macro@FSMC_PMEM3_MEMSET3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670495@macro@FSMC_PMEM3_MEMSET3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670595@macro@FSMC_PMEM3_MEMSET3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3",
+ "location": {
+ "column": "9",
+ "line": "7738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670729@macro@FSMC_PMEM3_MEMSET3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_0",
+ "location": {
+ "column": "9",
+ "line": "7739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670829@macro@FSMC_PMEM3_MEMSET3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_1",
+ "location": {
+ "column": "9",
+ "line": "7740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@670929@macro@FSMC_PMEM3_MEMSET3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_2",
+ "location": {
+ "column": "9",
+ "line": "7741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671029@macro@FSMC_PMEM3_MEMSET3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_3",
+ "location": {
+ "column": "9",
+ "line": "7742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671129@macro@FSMC_PMEM3_MEMSET3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_4",
+ "location": {
+ "column": "9",
+ "line": "7743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671229@macro@FSMC_PMEM3_MEMSET3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_5",
+ "location": {
+ "column": "9",
+ "line": "7744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671329@macro@FSMC_PMEM3_MEMSET3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_6",
+ "location": {
+ "column": "9",
+ "line": "7745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671429@macro@FSMC_PMEM3_MEMSET3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMSET3_7",
+ "location": {
+ "column": "9",
+ "line": "7746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMSET3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671531@macro@FSMC_PMEM3_MEMWAIT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671612@macro@FSMC_PMEM3_MEMWAIT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671712@macro@FSMC_PMEM3_MEMWAIT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3",
+ "location": {
+ "column": "9",
+ "line": "7750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671846@macro@FSMC_PMEM3_MEMWAIT3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_0",
+ "location": {
+ "column": "9",
+ "line": "7751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@671946@macro@FSMC_PMEM3_MEMWAIT3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_1",
+ "location": {
+ "column": "9",
+ "line": "7752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672046@macro@FSMC_PMEM3_MEMWAIT3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_2",
+ "location": {
+ "column": "9",
+ "line": "7753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672146@macro@FSMC_PMEM3_MEMWAIT3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_3",
+ "location": {
+ "column": "9",
+ "line": "7754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672246@macro@FSMC_PMEM3_MEMWAIT3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_4",
+ "location": {
+ "column": "9",
+ "line": "7755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672346@macro@FSMC_PMEM3_MEMWAIT3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_5",
+ "location": {
+ "column": "9",
+ "line": "7756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672446@macro@FSMC_PMEM3_MEMWAIT3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_6",
+ "location": {
+ "column": "9",
+ "line": "7757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672546@macro@FSMC_PMEM3_MEMWAIT3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMWAIT3_7",
+ "location": {
+ "column": "9",
+ "line": "7758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMWAIT3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672648@macro@FSMC_PMEM3_MEMHOLD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672729@macro@FSMC_PMEM3_MEMHOLD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672829@macro@FSMC_PMEM3_MEMHOLD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3",
+ "location": {
+ "column": "9",
+ "line": "7762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@672963@macro@FSMC_PMEM3_MEMHOLD3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_0",
+ "location": {
+ "column": "9",
+ "line": "7763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673063@macro@FSMC_PMEM3_MEMHOLD3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_1",
+ "location": {
+ "column": "9",
+ "line": "7764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673163@macro@FSMC_PMEM3_MEMHOLD3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_2",
+ "location": {
+ "column": "9",
+ "line": "7765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673263@macro@FSMC_PMEM3_MEMHOLD3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_3",
+ "location": {
+ "column": "9",
+ "line": "7766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673363@macro@FSMC_PMEM3_MEMHOLD3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_4",
+ "location": {
+ "column": "9",
+ "line": "7767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673463@macro@FSMC_PMEM3_MEMHOLD3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_5",
+ "location": {
+ "column": "9",
+ "line": "7768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673563@macro@FSMC_PMEM3_MEMHOLD3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_6",
+ "location": {
+ "column": "9",
+ "line": "7769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673663@macro@FSMC_PMEM3_MEMHOLD3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHOLD3_7",
+ "location": {
+ "column": "9",
+ "line": "7770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHOLD3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673765@macro@FSMC_PMEM3_MEMHIZ3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673846@macro@FSMC_PMEM3_MEMHIZ3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@673946@macro@FSMC_PMEM3_MEMHIZ3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3",
+ "location": {
+ "column": "9",
+ "line": "7774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674086@macro@FSMC_PMEM3_MEMHIZ3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_0",
+ "location": {
+ "column": "9",
+ "line": "7775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674186@macro@FSMC_PMEM3_MEMHIZ3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_1",
+ "location": {
+ "column": "9",
+ "line": "7776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674286@macro@FSMC_PMEM3_MEMHIZ3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_2",
+ "location": {
+ "column": "9",
+ "line": "7777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674386@macro@FSMC_PMEM3_MEMHIZ3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_3",
+ "location": {
+ "column": "9",
+ "line": "7778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674486@macro@FSMC_PMEM3_MEMHIZ3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_4",
+ "location": {
+ "column": "9",
+ "line": "7779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674586@macro@FSMC_PMEM3_MEMHIZ3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_5",
+ "location": {
+ "column": "9",
+ "line": "7780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674686@macro@FSMC_PMEM3_MEMHIZ3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_6",
+ "location": {
+ "column": "9",
+ "line": "7781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674786@macro@FSMC_PMEM3_MEMHIZ3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM3_MEMHIZ3_7",
+ "location": {
+ "column": "9",
+ "line": "7782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM3_MEMHIZ3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@674970@macro@FSMC_PMEM4_MEMSET4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675051@macro@FSMC_PMEM4_MEMSET4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675151@macro@FSMC_PMEM4_MEMSET4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4",
+ "location": {
+ "column": "9",
+ "line": "7787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675285@macro@FSMC_PMEM4_MEMSET4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_0",
+ "location": {
+ "column": "9",
+ "line": "7788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675385@macro@FSMC_PMEM4_MEMSET4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_1",
+ "location": {
+ "column": "9",
+ "line": "7789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675485@macro@FSMC_PMEM4_MEMSET4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_2",
+ "location": {
+ "column": "9",
+ "line": "7790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675585@macro@FSMC_PMEM4_MEMSET4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_3",
+ "location": {
+ "column": "9",
+ "line": "7791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675685@macro@FSMC_PMEM4_MEMSET4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_4",
+ "location": {
+ "column": "9",
+ "line": "7792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675785@macro@FSMC_PMEM4_MEMSET4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_5",
+ "location": {
+ "column": "9",
+ "line": "7793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675885@macro@FSMC_PMEM4_MEMSET4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_6",
+ "location": {
+ "column": "9",
+ "line": "7794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@675985@macro@FSMC_PMEM4_MEMSET4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMSET4_7",
+ "location": {
+ "column": "9",
+ "line": "7795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMSET4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676087@macro@FSMC_PMEM4_MEMWAIT4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676168@macro@FSMC_PMEM4_MEMWAIT4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676268@macro@FSMC_PMEM4_MEMWAIT4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4",
+ "location": {
+ "column": "9",
+ "line": "7799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676402@macro@FSMC_PMEM4_MEMWAIT4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_0",
+ "location": {
+ "column": "9",
+ "line": "7800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676502@macro@FSMC_PMEM4_MEMWAIT4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_1",
+ "location": {
+ "column": "9",
+ "line": "7801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676602@macro@FSMC_PMEM4_MEMWAIT4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_2",
+ "location": {
+ "column": "9",
+ "line": "7802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676702@macro@FSMC_PMEM4_MEMWAIT4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_3",
+ "location": {
+ "column": "9",
+ "line": "7803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676802@macro@FSMC_PMEM4_MEMWAIT4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_4",
+ "location": {
+ "column": "9",
+ "line": "7804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@676902@macro@FSMC_PMEM4_MEMWAIT4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_5",
+ "location": {
+ "column": "9",
+ "line": "7805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677002@macro@FSMC_PMEM4_MEMWAIT4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_6",
+ "location": {
+ "column": "9",
+ "line": "7806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677102@macro@FSMC_PMEM4_MEMWAIT4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMWAIT4_7",
+ "location": {
+ "column": "9",
+ "line": "7807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMWAIT4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677204@macro@FSMC_PMEM4_MEMHOLD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677285@macro@FSMC_PMEM4_MEMHOLD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677385@macro@FSMC_PMEM4_MEMHOLD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4",
+ "location": {
+ "column": "9",
+ "line": "7811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677519@macro@FSMC_PMEM4_MEMHOLD4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_0",
+ "location": {
+ "column": "9",
+ "line": "7812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677619@macro@FSMC_PMEM4_MEMHOLD4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_1",
+ "location": {
+ "column": "9",
+ "line": "7813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677719@macro@FSMC_PMEM4_MEMHOLD4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_2",
+ "location": {
+ "column": "9",
+ "line": "7814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677819@macro@FSMC_PMEM4_MEMHOLD4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_3",
+ "location": {
+ "column": "9",
+ "line": "7815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@677919@macro@FSMC_PMEM4_MEMHOLD4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_4",
+ "location": {
+ "column": "9",
+ "line": "7816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678019@macro@FSMC_PMEM4_MEMHOLD4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_5",
+ "location": {
+ "column": "9",
+ "line": "7817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678119@macro@FSMC_PMEM4_MEMHOLD4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_6",
+ "location": {
+ "column": "9",
+ "line": "7818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678219@macro@FSMC_PMEM4_MEMHOLD4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHOLD4_7",
+ "location": {
+ "column": "9",
+ "line": "7819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHOLD4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678321@macro@FSMC_PMEM4_MEMHIZ4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678402@macro@FSMC_PMEM4_MEMHIZ4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678502@macro@FSMC_PMEM4_MEMHIZ4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4",
+ "location": {
+ "column": "9",
+ "line": "7823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678642@macro@FSMC_PMEM4_MEMHIZ4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_0",
+ "location": {
+ "column": "9",
+ "line": "7824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678742@macro@FSMC_PMEM4_MEMHIZ4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_1",
+ "location": {
+ "column": "9",
+ "line": "7825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678842@macro@FSMC_PMEM4_MEMHIZ4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_2",
+ "location": {
+ "column": "9",
+ "line": "7826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@678942@macro@FSMC_PMEM4_MEMHIZ4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_3",
+ "location": {
+ "column": "9",
+ "line": "7827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679042@macro@FSMC_PMEM4_MEMHIZ4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_4",
+ "location": {
+ "column": "9",
+ "line": "7828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679142@macro@FSMC_PMEM4_MEMHIZ4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_5",
+ "location": {
+ "column": "9",
+ "line": "7829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679242@macro@FSMC_PMEM4_MEMHIZ4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_6",
+ "location": {
+ "column": "9",
+ "line": "7830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679342@macro@FSMC_PMEM4_MEMHIZ4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PMEM4_MEMHIZ4_7",
+ "location": {
+ "column": "9",
+ "line": "7831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PMEM4_MEMHIZ4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679526@macro@FSMC_PATT2_ATTSET2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679607@macro@FSMC_PATT2_ATTSET2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679707@macro@FSMC_PATT2_ATTSET2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2",
+ "location": {
+ "column": "9",
+ "line": "7836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679844@macro@FSMC_PATT2_ATTSET2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_0",
+ "location": {
+ "column": "9",
+ "line": "7837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@679944@macro@FSMC_PATT2_ATTSET2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_1",
+ "location": {
+ "column": "9",
+ "line": "7838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680044@macro@FSMC_PATT2_ATTSET2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_2",
+ "location": {
+ "column": "9",
+ "line": "7839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680144@macro@FSMC_PATT2_ATTSET2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_3",
+ "location": {
+ "column": "9",
+ "line": "7840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680244@macro@FSMC_PATT2_ATTSET2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_4",
+ "location": {
+ "column": "9",
+ "line": "7841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680344@macro@FSMC_PATT2_ATTSET2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_5",
+ "location": {
+ "column": "9",
+ "line": "7842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680444@macro@FSMC_PATT2_ATTSET2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_6",
+ "location": {
+ "column": "9",
+ "line": "7843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680544@macro@FSMC_PATT2_ATTSET2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTSET2_7",
+ "location": {
+ "column": "9",
+ "line": "7844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTSET2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680646@macro@FSMC_PATT2_ATTWAIT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680727@macro@FSMC_PATT2_ATTWAIT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680827@macro@FSMC_PATT2_ATTWAIT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2",
+ "location": {
+ "column": "9",
+ "line": "7848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@680964@macro@FSMC_PATT2_ATTWAIT2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_0",
+ "location": {
+ "column": "9",
+ "line": "7849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681064@macro@FSMC_PATT2_ATTWAIT2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_1",
+ "location": {
+ "column": "9",
+ "line": "7850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681164@macro@FSMC_PATT2_ATTWAIT2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_2",
+ "location": {
+ "column": "9",
+ "line": "7851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681264@macro@FSMC_PATT2_ATTWAIT2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_3",
+ "location": {
+ "column": "9",
+ "line": "7852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681364@macro@FSMC_PATT2_ATTWAIT2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_4",
+ "location": {
+ "column": "9",
+ "line": "7853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681464@macro@FSMC_PATT2_ATTWAIT2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_5",
+ "location": {
+ "column": "9",
+ "line": "7854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681564@macro@FSMC_PATT2_ATTWAIT2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_6",
+ "location": {
+ "column": "9",
+ "line": "7855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681664@macro@FSMC_PATT2_ATTWAIT2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTWAIT2_7",
+ "location": {
+ "column": "9",
+ "line": "7856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTWAIT2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681766@macro@FSMC_PATT2_ATTHOLD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681847@macro@FSMC_PATT2_ATTHOLD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@681947@macro@FSMC_PATT2_ATTHOLD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2",
+ "location": {
+ "column": "9",
+ "line": "7860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682084@macro@FSMC_PATT2_ATTHOLD2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_0",
+ "location": {
+ "column": "9",
+ "line": "7861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682184@macro@FSMC_PATT2_ATTHOLD2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_1",
+ "location": {
+ "column": "9",
+ "line": "7862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682284@macro@FSMC_PATT2_ATTHOLD2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_2",
+ "location": {
+ "column": "9",
+ "line": "7863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682384@macro@FSMC_PATT2_ATTHOLD2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_3",
+ "location": {
+ "column": "9",
+ "line": "7864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682484@macro@FSMC_PATT2_ATTHOLD2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_4",
+ "location": {
+ "column": "9",
+ "line": "7865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682584@macro@FSMC_PATT2_ATTHOLD2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_5",
+ "location": {
+ "column": "9",
+ "line": "7866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682684@macro@FSMC_PATT2_ATTHOLD2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_6",
+ "location": {
+ "column": "9",
+ "line": "7867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682784@macro@FSMC_PATT2_ATTHOLD2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHOLD2_7",
+ "location": {
+ "column": "9",
+ "line": "7868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHOLD2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682886@macro@FSMC_PATT2_ATTHIZ2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_Pos",
+ "location": {
+ "column": "9",
+ "line": "7870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@682967@macro@FSMC_PATT2_ATTHIZ2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_Msk",
+ "location": {
+ "column": "9",
+ "line": "7871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683067@macro@FSMC_PATT2_ATTHIZ2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2",
+ "location": {
+ "column": "9",
+ "line": "7872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683210@macro@FSMC_PATT2_ATTHIZ2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_0",
+ "location": {
+ "column": "9",
+ "line": "7873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683310@macro@FSMC_PATT2_ATTHIZ2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_1",
+ "location": {
+ "column": "9",
+ "line": "7874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683410@macro@FSMC_PATT2_ATTHIZ2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_2",
+ "location": {
+ "column": "9",
+ "line": "7875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683510@macro@FSMC_PATT2_ATTHIZ2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_3",
+ "location": {
+ "column": "9",
+ "line": "7876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683610@macro@FSMC_PATT2_ATTHIZ2_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_4",
+ "location": {
+ "column": "9",
+ "line": "7877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683710@macro@FSMC_PATT2_ATTHIZ2_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_5",
+ "location": {
+ "column": "9",
+ "line": "7878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683810@macro@FSMC_PATT2_ATTHIZ2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_6",
+ "location": {
+ "column": "9",
+ "line": "7879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@683910@macro@FSMC_PATT2_ATTHIZ2_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT2_ATTHIZ2_7",
+ "location": {
+ "column": "9",
+ "line": "7880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT2_ATTHIZ2_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684094@macro@FSMC_PATT3_ATTSET3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684175@macro@FSMC_PATT3_ATTSET3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684275@macro@FSMC_PATT3_ATTSET3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3",
+ "location": {
+ "column": "9",
+ "line": "7885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684412@macro@FSMC_PATT3_ATTSET3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_0",
+ "location": {
+ "column": "9",
+ "line": "7886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684512@macro@FSMC_PATT3_ATTSET3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_1",
+ "location": {
+ "column": "9",
+ "line": "7887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684612@macro@FSMC_PATT3_ATTSET3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_2",
+ "location": {
+ "column": "9",
+ "line": "7888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684712@macro@FSMC_PATT3_ATTSET3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_3",
+ "location": {
+ "column": "9",
+ "line": "7889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684812@macro@FSMC_PATT3_ATTSET3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_4",
+ "location": {
+ "column": "9",
+ "line": "7890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@684912@macro@FSMC_PATT3_ATTSET3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_5",
+ "location": {
+ "column": "9",
+ "line": "7891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685012@macro@FSMC_PATT3_ATTSET3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_6",
+ "location": {
+ "column": "9",
+ "line": "7892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685112@macro@FSMC_PATT3_ATTSET3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTSET3_7",
+ "location": {
+ "column": "9",
+ "line": "7893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTSET3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685214@macro@FSMC_PATT3_ATTWAIT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685295@macro@FSMC_PATT3_ATTWAIT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685395@macro@FSMC_PATT3_ATTWAIT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3",
+ "location": {
+ "column": "9",
+ "line": "7897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685532@macro@FSMC_PATT3_ATTWAIT3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_0",
+ "location": {
+ "column": "9",
+ "line": "7898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685632@macro@FSMC_PATT3_ATTWAIT3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_1",
+ "location": {
+ "column": "9",
+ "line": "7899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685732@macro@FSMC_PATT3_ATTWAIT3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_2",
+ "location": {
+ "column": "9",
+ "line": "7900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685832@macro@FSMC_PATT3_ATTWAIT3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_3",
+ "location": {
+ "column": "9",
+ "line": "7901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@685932@macro@FSMC_PATT3_ATTWAIT3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_4",
+ "location": {
+ "column": "9",
+ "line": "7902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686032@macro@FSMC_PATT3_ATTWAIT3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_5",
+ "location": {
+ "column": "9",
+ "line": "7903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686132@macro@FSMC_PATT3_ATTWAIT3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_6",
+ "location": {
+ "column": "9",
+ "line": "7904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686232@macro@FSMC_PATT3_ATTWAIT3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTWAIT3_7",
+ "location": {
+ "column": "9",
+ "line": "7905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTWAIT3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686334@macro@FSMC_PATT3_ATTHOLD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686415@macro@FSMC_PATT3_ATTHOLD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686515@macro@FSMC_PATT3_ATTHOLD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3",
+ "location": {
+ "column": "9",
+ "line": "7909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686652@macro@FSMC_PATT3_ATTHOLD3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_0",
+ "location": {
+ "column": "9",
+ "line": "7910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686752@macro@FSMC_PATT3_ATTHOLD3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_1",
+ "location": {
+ "column": "9",
+ "line": "7911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686852@macro@FSMC_PATT3_ATTHOLD3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_2",
+ "location": {
+ "column": "9",
+ "line": "7912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@686952@macro@FSMC_PATT3_ATTHOLD3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_3",
+ "location": {
+ "column": "9",
+ "line": "7913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687052@macro@FSMC_PATT3_ATTHOLD3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_4",
+ "location": {
+ "column": "9",
+ "line": "7914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687152@macro@FSMC_PATT3_ATTHOLD3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_5",
+ "location": {
+ "column": "9",
+ "line": "7915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687252@macro@FSMC_PATT3_ATTHOLD3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_6",
+ "location": {
+ "column": "9",
+ "line": "7916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687352@macro@FSMC_PATT3_ATTHOLD3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHOLD3_7",
+ "location": {
+ "column": "9",
+ "line": "7917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHOLD3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687454@macro@FSMC_PATT3_ATTHIZ3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_Pos",
+ "location": {
+ "column": "9",
+ "line": "7919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687535@macro@FSMC_PATT3_ATTHIZ3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_Msk",
+ "location": {
+ "column": "9",
+ "line": "7920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687635@macro@FSMC_PATT3_ATTHIZ3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3",
+ "location": {
+ "column": "9",
+ "line": "7921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687778@macro@FSMC_PATT3_ATTHIZ3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_0",
+ "location": {
+ "column": "9",
+ "line": "7922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687878@macro@FSMC_PATT3_ATTHIZ3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_1",
+ "location": {
+ "column": "9",
+ "line": "7923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@687978@macro@FSMC_PATT3_ATTHIZ3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_2",
+ "location": {
+ "column": "9",
+ "line": "7924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688078@macro@FSMC_PATT3_ATTHIZ3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_3",
+ "location": {
+ "column": "9",
+ "line": "7925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688178@macro@FSMC_PATT3_ATTHIZ3_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_4",
+ "location": {
+ "column": "9",
+ "line": "7926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688278@macro@FSMC_PATT3_ATTHIZ3_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_5",
+ "location": {
+ "column": "9",
+ "line": "7927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688378@macro@FSMC_PATT3_ATTHIZ3_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_6",
+ "location": {
+ "column": "9",
+ "line": "7928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688478@macro@FSMC_PATT3_ATTHIZ3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT3_ATTHIZ3_7",
+ "location": {
+ "column": "9",
+ "line": "7929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT3_ATTHIZ3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688662@macro@FSMC_PATT4_ATTSET4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688743@macro@FSMC_PATT4_ATTSET4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688843@macro@FSMC_PATT4_ATTSET4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4",
+ "location": {
+ "column": "9",
+ "line": "7934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@688980@macro@FSMC_PATT4_ATTSET4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_0",
+ "location": {
+ "column": "9",
+ "line": "7935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689080@macro@FSMC_PATT4_ATTSET4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_1",
+ "location": {
+ "column": "9",
+ "line": "7936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689180@macro@FSMC_PATT4_ATTSET4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_2",
+ "location": {
+ "column": "9",
+ "line": "7937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689280@macro@FSMC_PATT4_ATTSET4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_3",
+ "location": {
+ "column": "9",
+ "line": "7938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689380@macro@FSMC_PATT4_ATTSET4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_4",
+ "location": {
+ "column": "9",
+ "line": "7939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689480@macro@FSMC_PATT4_ATTSET4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_5",
+ "location": {
+ "column": "9",
+ "line": "7940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689580@macro@FSMC_PATT4_ATTSET4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_6",
+ "location": {
+ "column": "9",
+ "line": "7941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689680@macro@FSMC_PATT4_ATTSET4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTSET4_7",
+ "location": {
+ "column": "9",
+ "line": "7942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTSET4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689782@macro@FSMC_PATT4_ATTWAIT4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689863@macro@FSMC_PATT4_ATTWAIT4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@689963@macro@FSMC_PATT4_ATTWAIT4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4",
+ "location": {
+ "column": "9",
+ "line": "7946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690100@macro@FSMC_PATT4_ATTWAIT4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_0",
+ "location": {
+ "column": "9",
+ "line": "7947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690200@macro@FSMC_PATT4_ATTWAIT4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_1",
+ "location": {
+ "column": "9",
+ "line": "7948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690300@macro@FSMC_PATT4_ATTWAIT4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_2",
+ "location": {
+ "column": "9",
+ "line": "7949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690400@macro@FSMC_PATT4_ATTWAIT4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_3",
+ "location": {
+ "column": "9",
+ "line": "7950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690500@macro@FSMC_PATT4_ATTWAIT4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_4",
+ "location": {
+ "column": "9",
+ "line": "7951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690600@macro@FSMC_PATT4_ATTWAIT4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_5",
+ "location": {
+ "column": "9",
+ "line": "7952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690700@macro@FSMC_PATT4_ATTWAIT4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_6",
+ "location": {
+ "column": "9",
+ "line": "7953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690800@macro@FSMC_PATT4_ATTWAIT4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTWAIT4_7",
+ "location": {
+ "column": "9",
+ "line": "7954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTWAIT4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690902@macro@FSMC_PATT4_ATTHOLD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@690983@macro@FSMC_PATT4_ATTHOLD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691083@macro@FSMC_PATT4_ATTHOLD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4",
+ "location": {
+ "column": "9",
+ "line": "7958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691220@macro@FSMC_PATT4_ATTHOLD4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_0",
+ "location": {
+ "column": "9",
+ "line": "7959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691320@macro@FSMC_PATT4_ATTHOLD4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_1",
+ "location": {
+ "column": "9",
+ "line": "7960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691420@macro@FSMC_PATT4_ATTHOLD4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_2",
+ "location": {
+ "column": "9",
+ "line": "7961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691520@macro@FSMC_PATT4_ATTHOLD4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_3",
+ "location": {
+ "column": "9",
+ "line": "7962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691620@macro@FSMC_PATT4_ATTHOLD4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_4",
+ "location": {
+ "column": "9",
+ "line": "7963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691720@macro@FSMC_PATT4_ATTHOLD4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_5",
+ "location": {
+ "column": "9",
+ "line": "7964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691820@macro@FSMC_PATT4_ATTHOLD4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_6",
+ "location": {
+ "column": "9",
+ "line": "7965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@691920@macro@FSMC_PATT4_ATTHOLD4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHOLD4_7",
+ "location": {
+ "column": "9",
+ "line": "7966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHOLD4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692022@macro@FSMC_PATT4_ATTHIZ4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692103@macro@FSMC_PATT4_ATTHIZ4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692203@macro@FSMC_PATT4_ATTHIZ4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4",
+ "location": {
+ "column": "9",
+ "line": "7970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692346@macro@FSMC_PATT4_ATTHIZ4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_0",
+ "location": {
+ "column": "9",
+ "line": "7971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692446@macro@FSMC_PATT4_ATTHIZ4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_1",
+ "location": {
+ "column": "9",
+ "line": "7972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692546@macro@FSMC_PATT4_ATTHIZ4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_2",
+ "location": {
+ "column": "9",
+ "line": "7973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692646@macro@FSMC_PATT4_ATTHIZ4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_3",
+ "location": {
+ "column": "9",
+ "line": "7974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692746@macro@FSMC_PATT4_ATTHIZ4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_4",
+ "location": {
+ "column": "9",
+ "line": "7975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692846@macro@FSMC_PATT4_ATTHIZ4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_5",
+ "location": {
+ "column": "9",
+ "line": "7976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@692946@macro@FSMC_PATT4_ATTHIZ4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_6",
+ "location": {
+ "column": "9",
+ "line": "7977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693046@macro@FSMC_PATT4_ATTHIZ4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PATT4_ATTHIZ4_7",
+ "location": {
+ "column": "9",
+ "line": "7978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PATT4_ATTHIZ4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693230@macro@FSMC_PIO4_IOSET4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693311@macro@FSMC_PIO4_IOSET4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693411@macro@FSMC_PIO4_IOSET4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4",
+ "location": {
+ "column": "9",
+ "line": "7983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693534@macro@FSMC_PIO4_IOSET4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_0",
+ "location": {
+ "column": "9",
+ "line": "7984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693634@macro@FSMC_PIO4_IOSET4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_1",
+ "location": {
+ "column": "9",
+ "line": "7985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693734@macro@FSMC_PIO4_IOSET4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_2",
+ "location": {
+ "column": "9",
+ "line": "7986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693834@macro@FSMC_PIO4_IOSET4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_3",
+ "location": {
+ "column": "9",
+ "line": "7987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@693934@macro@FSMC_PIO4_IOSET4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_4",
+ "location": {
+ "column": "9",
+ "line": "7988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694034@macro@FSMC_PIO4_IOSET4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_5",
+ "location": {
+ "column": "9",
+ "line": "7989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694134@macro@FSMC_PIO4_IOSET4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_6",
+ "location": {
+ "column": "9",
+ "line": "7990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694234@macro@FSMC_PIO4_IOSET4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOSET4_7",
+ "location": {
+ "column": "9",
+ "line": "7991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOSET4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694336@macro@FSMC_PIO4_IOWAIT4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_Pos",
+ "location": {
+ "column": "9",
+ "line": "7993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694417@macro@FSMC_PIO4_IOWAIT4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_Msk",
+ "location": {
+ "column": "9",
+ "line": "7994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694517@macro@FSMC_PIO4_IOWAIT4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4",
+ "location": {
+ "column": "9",
+ "line": "7995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694640@macro@FSMC_PIO4_IOWAIT4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_0",
+ "location": {
+ "column": "9",
+ "line": "7996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694740@macro@FSMC_PIO4_IOWAIT4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_1",
+ "location": {
+ "column": "9",
+ "line": "7997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694840@macro@FSMC_PIO4_IOWAIT4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_2",
+ "location": {
+ "column": "9",
+ "line": "7998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@694940@macro@FSMC_PIO4_IOWAIT4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_3",
+ "location": {
+ "column": "9",
+ "line": "7999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695040@macro@FSMC_PIO4_IOWAIT4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_4",
+ "location": {
+ "column": "9",
+ "line": "8000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695140@macro@FSMC_PIO4_IOWAIT4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_5",
+ "location": {
+ "column": "9",
+ "line": "8001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695240@macro@FSMC_PIO4_IOWAIT4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_6",
+ "location": {
+ "column": "9",
+ "line": "8002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695340@macro@FSMC_PIO4_IOWAIT4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOWAIT4_7",
+ "location": {
+ "column": "9",
+ "line": "8003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOWAIT4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695442@macro@FSMC_PIO4_IOHOLD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695523@macro@FSMC_PIO4_IOHOLD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695623@macro@FSMC_PIO4_IOHOLD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4",
+ "location": {
+ "column": "9",
+ "line": "8007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695746@macro@FSMC_PIO4_IOHOLD4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_0",
+ "location": {
+ "column": "9",
+ "line": "8008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695846@macro@FSMC_PIO4_IOHOLD4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_1",
+ "location": {
+ "column": "9",
+ "line": "8009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@695946@macro@FSMC_PIO4_IOHOLD4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_2",
+ "location": {
+ "column": "9",
+ "line": "8010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696046@macro@FSMC_PIO4_IOHOLD4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_3",
+ "location": {
+ "column": "9",
+ "line": "8011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696146@macro@FSMC_PIO4_IOHOLD4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_4",
+ "location": {
+ "column": "9",
+ "line": "8012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696246@macro@FSMC_PIO4_IOHOLD4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_5",
+ "location": {
+ "column": "9",
+ "line": "8013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696346@macro@FSMC_PIO4_IOHOLD4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_6",
+ "location": {
+ "column": "9",
+ "line": "8014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696446@macro@FSMC_PIO4_IOHOLD4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHOLD4_7",
+ "location": {
+ "column": "9",
+ "line": "8015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHOLD4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696548@macro@FSMC_PIO4_IOHIZ4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696629@macro@FSMC_PIO4_IOHIZ4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696729@macro@FSMC_PIO4_IOHIZ4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4",
+ "location": {
+ "column": "9",
+ "line": "8019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696858@macro@FSMC_PIO4_IOHIZ4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_0",
+ "location": {
+ "column": "9",
+ "line": "8020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@696958@macro@FSMC_PIO4_IOHIZ4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_1",
+ "location": {
+ "column": "9",
+ "line": "8021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697058@macro@FSMC_PIO4_IOHIZ4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_2",
+ "location": {
+ "column": "9",
+ "line": "8022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697158@macro@FSMC_PIO4_IOHIZ4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_3",
+ "location": {
+ "column": "9",
+ "line": "8023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697258@macro@FSMC_PIO4_IOHIZ4_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_4",
+ "location": {
+ "column": "9",
+ "line": "8024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697358@macro@FSMC_PIO4_IOHIZ4_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_5",
+ "location": {
+ "column": "9",
+ "line": "8025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697458@macro@FSMC_PIO4_IOHIZ4_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_6",
+ "location": {
+ "column": "9",
+ "line": "8026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697558@macro@FSMC_PIO4_IOHIZ4_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_PIO4_IOHIZ4_7",
+ "location": {
+ "column": "9",
+ "line": "8027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_PIO4_IOHIZ4_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697742@macro@FSMC_ECCR2_ECC2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR2_ECC2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR2_ECC2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697823@macro@FSMC_ECCR2_ECC2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR2_ECC2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR2_ECC2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@697923@macro@FSMC_ECCR2_ECC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR2_ECC2",
+ "location": {
+ "column": "9",
+ "line": "8032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR2_ECC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@698105@macro@FSMC_ECCR3_ECC3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR3_ECC3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR3_ECC3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@698186@macro@FSMC_ECCR3_ECC3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR3_ECC3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR3_ECC3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@698286@macro@FSMC_ECCR3_ECC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_ECCR3_ECC3",
+ "location": {
+ "column": "9",
+ "line": "8037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FSMC_ECCR3_ECC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@698878@macro@GPIO_MODER_MODER0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@698959@macro@GPIO_MODER_MODER0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699059@macro@GPIO_MODER_MODER0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER0",
+ "location": {
+ "column": "9",
+ "line": "8047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699140@macro@GPIO_MODER_MODER0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER0_0",
+ "location": {
+ "column": "9",
+ "line": "8048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699240@macro@GPIO_MODER_MODER0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER0_1",
+ "location": {
+ "column": "9",
+ "line": "8049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699340@macro@GPIO_MODER_MODER1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699421@macro@GPIO_MODER_MODER1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699521@macro@GPIO_MODER_MODER1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER1",
+ "location": {
+ "column": "9",
+ "line": "8052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699602@macro@GPIO_MODER_MODER1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER1_0",
+ "location": {
+ "column": "9",
+ "line": "8053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699702@macro@GPIO_MODER_MODER1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER1_1",
+ "location": {
+ "column": "9",
+ "line": "8054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699802@macro@GPIO_MODER_MODER2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699883@macro@GPIO_MODER_MODER2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@699983@macro@GPIO_MODER_MODER2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER2",
+ "location": {
+ "column": "9",
+ "line": "8057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700064@macro@GPIO_MODER_MODER2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER2_0",
+ "location": {
+ "column": "9",
+ "line": "8058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700164@macro@GPIO_MODER_MODER2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER2_1",
+ "location": {
+ "column": "9",
+ "line": "8059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700264@macro@GPIO_MODER_MODER3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700345@macro@GPIO_MODER_MODER3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700445@macro@GPIO_MODER_MODER3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER3",
+ "location": {
+ "column": "9",
+ "line": "8062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700526@macro@GPIO_MODER_MODER3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER3_0",
+ "location": {
+ "column": "9",
+ "line": "8063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700626@macro@GPIO_MODER_MODER3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER3_1",
+ "location": {
+ "column": "9",
+ "line": "8064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700726@macro@GPIO_MODER_MODER4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700807@macro@GPIO_MODER_MODER4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700907@macro@GPIO_MODER_MODER4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER4",
+ "location": {
+ "column": "9",
+ "line": "8067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@700988@macro@GPIO_MODER_MODER4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER4_0",
+ "location": {
+ "column": "9",
+ "line": "8068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701088@macro@GPIO_MODER_MODER4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER4_1",
+ "location": {
+ "column": "9",
+ "line": "8069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701188@macro@GPIO_MODER_MODER5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701269@macro@GPIO_MODER_MODER5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701369@macro@GPIO_MODER_MODER5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER5",
+ "location": {
+ "column": "9",
+ "line": "8072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701450@macro@GPIO_MODER_MODER5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER5_0",
+ "location": {
+ "column": "9",
+ "line": "8073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701550@macro@GPIO_MODER_MODER5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER5_1",
+ "location": {
+ "column": "9",
+ "line": "8074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701650@macro@GPIO_MODER_MODER6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701731@macro@GPIO_MODER_MODER6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701831@macro@GPIO_MODER_MODER6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER6",
+ "location": {
+ "column": "9",
+ "line": "8077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@701912@macro@GPIO_MODER_MODER6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER6_0",
+ "location": {
+ "column": "9",
+ "line": "8078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702012@macro@GPIO_MODER_MODER6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER6_1",
+ "location": {
+ "column": "9",
+ "line": "8079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702112@macro@GPIO_MODER_MODER7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702193@macro@GPIO_MODER_MODER7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702293@macro@GPIO_MODER_MODER7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER7",
+ "location": {
+ "column": "9",
+ "line": "8082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702374@macro@GPIO_MODER_MODER7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER7_0",
+ "location": {
+ "column": "9",
+ "line": "8083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702474@macro@GPIO_MODER_MODER7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER7_1",
+ "location": {
+ "column": "9",
+ "line": "8084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702574@macro@GPIO_MODER_MODER8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702655@macro@GPIO_MODER_MODER8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702755@macro@GPIO_MODER_MODER8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER8",
+ "location": {
+ "column": "9",
+ "line": "8087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702836@macro@GPIO_MODER_MODER8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER8_0",
+ "location": {
+ "column": "9",
+ "line": "8088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@702936@macro@GPIO_MODER_MODER8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER8_1",
+ "location": {
+ "column": "9",
+ "line": "8089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703036@macro@GPIO_MODER_MODER9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703117@macro@GPIO_MODER_MODER9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703217@macro@GPIO_MODER_MODER9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER9",
+ "location": {
+ "column": "9",
+ "line": "8092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703298@macro@GPIO_MODER_MODER9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER9_0",
+ "location": {
+ "column": "9",
+ "line": "8093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703398@macro@GPIO_MODER_MODER9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER9_1",
+ "location": {
+ "column": "9",
+ "line": "8094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703498@macro@GPIO_MODER_MODER10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703579@macro@GPIO_MODER_MODER10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703679@macro@GPIO_MODER_MODER10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER10",
+ "location": {
+ "column": "9",
+ "line": "8097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703760@macro@GPIO_MODER_MODER10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER10_0",
+ "location": {
+ "column": "9",
+ "line": "8098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703860@macro@GPIO_MODER_MODER10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER10_1",
+ "location": {
+ "column": "9",
+ "line": "8099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@703960@macro@GPIO_MODER_MODER11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704041@macro@GPIO_MODER_MODER11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704141@macro@GPIO_MODER_MODER11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER11",
+ "location": {
+ "column": "9",
+ "line": "8102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704222@macro@GPIO_MODER_MODER11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER11_0",
+ "location": {
+ "column": "9",
+ "line": "8103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704322@macro@GPIO_MODER_MODER11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER11_1",
+ "location": {
+ "column": "9",
+ "line": "8104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704422@macro@GPIO_MODER_MODER12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704503@macro@GPIO_MODER_MODER12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704603@macro@GPIO_MODER_MODER12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER12",
+ "location": {
+ "column": "9",
+ "line": "8107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704684@macro@GPIO_MODER_MODER12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER12_0",
+ "location": {
+ "column": "9",
+ "line": "8108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704784@macro@GPIO_MODER_MODER12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER12_1",
+ "location": {
+ "column": "9",
+ "line": "8109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704884@macro@GPIO_MODER_MODER13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@704965@macro@GPIO_MODER_MODER13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705065@macro@GPIO_MODER_MODER13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER13",
+ "location": {
+ "column": "9",
+ "line": "8112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705146@macro@GPIO_MODER_MODER13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER13_0",
+ "location": {
+ "column": "9",
+ "line": "8113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705246@macro@GPIO_MODER_MODER13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER13_1",
+ "location": {
+ "column": "9",
+ "line": "8114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705346@macro@GPIO_MODER_MODER14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705427@macro@GPIO_MODER_MODER14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705527@macro@GPIO_MODER_MODER14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER14",
+ "location": {
+ "column": "9",
+ "line": "8117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705608@macro@GPIO_MODER_MODER14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER14_0",
+ "location": {
+ "column": "9",
+ "line": "8118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705708@macro@GPIO_MODER_MODER14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER14_1",
+ "location": {
+ "column": "9",
+ "line": "8119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705808@macro@GPIO_MODER_MODER15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705889@macro@GPIO_MODER_MODER15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@705989@macro@GPIO_MODER_MODER15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER15",
+ "location": {
+ "column": "9",
+ "line": "8122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706070@macro@GPIO_MODER_MODER15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER15_0",
+ "location": {
+ "column": "9",
+ "line": "8123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706170@macro@GPIO_MODER_MODER15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODER15_1",
+ "location": {
+ "column": "9",
+ "line": "8124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODER15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706294@macro@GPIO_MODER_MODE0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706392@macro@GPIO_MODER_MODE0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706456@macro@GPIO_MODER_MODE0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE0",
+ "location": {
+ "column": "9",
+ "line": "8129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706533@macro@GPIO_MODER_MODE0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE0_0",
+ "location": {
+ "column": "9",
+ "line": "8130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706595@macro@GPIO_MODER_MODE0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE0_1",
+ "location": {
+ "column": "9",
+ "line": "8131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706657@macro@GPIO_MODER_MODE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706755@macro@GPIO_MODER_MODE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706819@macro@GPIO_MODER_MODE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE1",
+ "location": {
+ "column": "9",
+ "line": "8134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706897@macro@GPIO_MODER_MODE1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE1_0",
+ "location": {
+ "column": "9",
+ "line": "8135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@706959@macro@GPIO_MODER_MODE1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE1_1",
+ "location": {
+ "column": "9",
+ "line": "8136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707021@macro@GPIO_MODER_MODE2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707085@macro@GPIO_MODER_MODE2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707149@macro@GPIO_MODER_MODE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE2",
+ "location": {
+ "column": "9",
+ "line": "8139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707226@macro@GPIO_MODER_MODE2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE2_0",
+ "location": {
+ "column": "9",
+ "line": "8140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707288@macro@GPIO_MODER_MODE2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE2_1",
+ "location": {
+ "column": "9",
+ "line": "8141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707350@macro@GPIO_MODER_MODE3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707446@macro@GPIO_MODER_MODE3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707510@macro@GPIO_MODER_MODE3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE3",
+ "location": {
+ "column": "9",
+ "line": "8144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707570@macro@GPIO_MODER_MODE3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE3_0",
+ "location": {
+ "column": "9",
+ "line": "8145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707632@macro@GPIO_MODER_MODE3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE3_1",
+ "location": {
+ "column": "9",
+ "line": "8146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707694@macro@GPIO_MODER_MODE4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707758@macro@GPIO_MODER_MODE4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707822@macro@GPIO_MODER_MODE4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE4",
+ "location": {
+ "column": "9",
+ "line": "8149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707882@macro@GPIO_MODER_MODE4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE4_0",
+ "location": {
+ "column": "9",
+ "line": "8150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@707944@macro@GPIO_MODER_MODE4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE4_1",
+ "location": {
+ "column": "9",
+ "line": "8151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708006@macro@GPIO_MODER_MODE5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708070@macro@GPIO_MODER_MODE5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708134@macro@GPIO_MODER_MODE5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE5",
+ "location": {
+ "column": "9",
+ "line": "8154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708194@macro@GPIO_MODER_MODE5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE5_0",
+ "location": {
+ "column": "9",
+ "line": "8155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708256@macro@GPIO_MODER_MODE5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE5_1",
+ "location": {
+ "column": "9",
+ "line": "8156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708318@macro@GPIO_MODER_MODE6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708382@macro@GPIO_MODER_MODE6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708446@macro@GPIO_MODER_MODE6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE6",
+ "location": {
+ "column": "9",
+ "line": "8159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708506@macro@GPIO_MODER_MODE6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE6_0",
+ "location": {
+ "column": "9",
+ "line": "8160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708568@macro@GPIO_MODER_MODE6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE6_1",
+ "location": {
+ "column": "9",
+ "line": "8161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708630@macro@GPIO_MODER_MODE7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708694@macro@GPIO_MODER_MODE7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708758@macro@GPIO_MODER_MODE7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE7",
+ "location": {
+ "column": "9",
+ "line": "8164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708818@macro@GPIO_MODER_MODE7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE7_0",
+ "location": {
+ "column": "9",
+ "line": "8165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708880@macro@GPIO_MODER_MODE7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE7_1",
+ "location": {
+ "column": "9",
+ "line": "8166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@708942@macro@GPIO_MODER_MODE8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709006@macro@GPIO_MODER_MODE8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709070@macro@GPIO_MODER_MODE8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE8",
+ "location": {
+ "column": "9",
+ "line": "8169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709130@macro@GPIO_MODER_MODE8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE8_0",
+ "location": {
+ "column": "9",
+ "line": "8170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709192@macro@GPIO_MODER_MODE8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE8_1",
+ "location": {
+ "column": "9",
+ "line": "8171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709254@macro@GPIO_MODER_MODE9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709318@macro@GPIO_MODER_MODE9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709382@macro@GPIO_MODER_MODE9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE9",
+ "location": {
+ "column": "9",
+ "line": "8174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709442@macro@GPIO_MODER_MODE9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE9_0",
+ "location": {
+ "column": "9",
+ "line": "8175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709504@macro@GPIO_MODER_MODE9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE9_1",
+ "location": {
+ "column": "9",
+ "line": "8176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709566@macro@GPIO_MODER_MODE10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709631@macro@GPIO_MODER_MODE10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709696@macro@GPIO_MODER_MODE10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE10",
+ "location": {
+ "column": "9",
+ "line": "8179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709757@macro@GPIO_MODER_MODE10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE10_0",
+ "location": {
+ "column": "9",
+ "line": "8180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709820@macro@GPIO_MODER_MODE10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE10_1",
+ "location": {
+ "column": "9",
+ "line": "8181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709883@macro@GPIO_MODER_MODE11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@709948@macro@GPIO_MODER_MODE11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710013@macro@GPIO_MODER_MODE11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE11",
+ "location": {
+ "column": "9",
+ "line": "8184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710074@macro@GPIO_MODER_MODE11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE11_0",
+ "location": {
+ "column": "9",
+ "line": "8185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710137@macro@GPIO_MODER_MODE11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE11_1",
+ "location": {
+ "column": "9",
+ "line": "8186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710200@macro@GPIO_MODER_MODE12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710265@macro@GPIO_MODER_MODE12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710330@macro@GPIO_MODER_MODE12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE12",
+ "location": {
+ "column": "9",
+ "line": "8189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710391@macro@GPIO_MODER_MODE12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE12_0",
+ "location": {
+ "column": "9",
+ "line": "8190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710454@macro@GPIO_MODER_MODE12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE12_1",
+ "location": {
+ "column": "9",
+ "line": "8191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710517@macro@GPIO_MODER_MODE13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710582@macro@GPIO_MODER_MODE13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710647@macro@GPIO_MODER_MODE13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE13",
+ "location": {
+ "column": "9",
+ "line": "8194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710708@macro@GPIO_MODER_MODE13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE13_0",
+ "location": {
+ "column": "9",
+ "line": "8195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710771@macro@GPIO_MODER_MODE13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE13_1",
+ "location": {
+ "column": "9",
+ "line": "8196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710834@macro@GPIO_MODER_MODE14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710899@macro@GPIO_MODER_MODE14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@710964@macro@GPIO_MODER_MODE14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE14",
+ "location": {
+ "column": "9",
+ "line": "8199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711025@macro@GPIO_MODER_MODE14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE14_0",
+ "location": {
+ "column": "9",
+ "line": "8200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711088@macro@GPIO_MODER_MODE14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE14_1",
+ "location": {
+ "column": "9",
+ "line": "8201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711151@macro@GPIO_MODER_MODE15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711216@macro@GPIO_MODER_MODE15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711281@macro@GPIO_MODER_MODE15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE15",
+ "location": {
+ "column": "9",
+ "line": "8204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711342@macro@GPIO_MODER_MODE15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE15_0",
+ "location": {
+ "column": "9",
+ "line": "8205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711405@macro@GPIO_MODER_MODE15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODER_MODE15_1",
+ "location": {
+ "column": "9",
+ "line": "8206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_MODER_MODE15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711552@macro@GPIO_OTYPER_OT0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711633@macro@GPIO_OTYPER_OT0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711733@macro@GPIO_OTYPER_OT0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT0",
+ "location": {
+ "column": "9",
+ "line": "8211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711814@macro@GPIO_OTYPER_OT1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711895@macro@GPIO_OTYPER_OT1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@711995@macro@GPIO_OTYPER_OT1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT1",
+ "location": {
+ "column": "9",
+ "line": "8214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712076@macro@GPIO_OTYPER_OT2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712157@macro@GPIO_OTYPER_OT2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712257@macro@GPIO_OTYPER_OT2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT2",
+ "location": {
+ "column": "9",
+ "line": "8217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712338@macro@GPIO_OTYPER_OT3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712419@macro@GPIO_OTYPER_OT3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712519@macro@GPIO_OTYPER_OT3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT3",
+ "location": {
+ "column": "9",
+ "line": "8220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712600@macro@GPIO_OTYPER_OT4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712681@macro@GPIO_OTYPER_OT4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712781@macro@GPIO_OTYPER_OT4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT4",
+ "location": {
+ "column": "9",
+ "line": "8223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712862@macro@GPIO_OTYPER_OT5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@712943@macro@GPIO_OTYPER_OT5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713043@macro@GPIO_OTYPER_OT5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT5",
+ "location": {
+ "column": "9",
+ "line": "8226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713124@macro@GPIO_OTYPER_OT6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713205@macro@GPIO_OTYPER_OT6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713305@macro@GPIO_OTYPER_OT6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT6",
+ "location": {
+ "column": "9",
+ "line": "8229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713386@macro@GPIO_OTYPER_OT7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713467@macro@GPIO_OTYPER_OT7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713567@macro@GPIO_OTYPER_OT7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT7",
+ "location": {
+ "column": "9",
+ "line": "8232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713648@macro@GPIO_OTYPER_OT8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713729@macro@GPIO_OTYPER_OT8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713829@macro@GPIO_OTYPER_OT8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT8",
+ "location": {
+ "column": "9",
+ "line": "8235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713910@macro@GPIO_OTYPER_OT9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@713991@macro@GPIO_OTYPER_OT9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714091@macro@GPIO_OTYPER_OT9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT9",
+ "location": {
+ "column": "9",
+ "line": "8238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714172@macro@GPIO_OTYPER_OT10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714253@macro@GPIO_OTYPER_OT10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714353@macro@GPIO_OTYPER_OT10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT10",
+ "location": {
+ "column": "9",
+ "line": "8241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714434@macro@GPIO_OTYPER_OT11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714515@macro@GPIO_OTYPER_OT11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714615@macro@GPIO_OTYPER_OT11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT11",
+ "location": {
+ "column": "9",
+ "line": "8244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714696@macro@GPIO_OTYPER_OT12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714777@macro@GPIO_OTYPER_OT12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714877@macro@GPIO_OTYPER_OT12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT12",
+ "location": {
+ "column": "9",
+ "line": "8247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@714958@macro@GPIO_OTYPER_OT13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715039@macro@GPIO_OTYPER_OT13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715139@macro@GPIO_OTYPER_OT13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT13",
+ "location": {
+ "column": "9",
+ "line": "8250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715220@macro@GPIO_OTYPER_OT14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715301@macro@GPIO_OTYPER_OT14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715401@macro@GPIO_OTYPER_OT14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT14",
+ "location": {
+ "column": "9",
+ "line": "8253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715482@macro@GPIO_OTYPER_OT15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715563@macro@GPIO_OTYPER_OT15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715663@macro@GPIO_OTYPER_OT15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT15",
+ "location": {
+ "column": "9",
+ "line": "8256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715768@macro@GPIO_OTYPER_OT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_0",
+ "location": {
+ "column": "9",
+ "line": "8259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715826@macro@GPIO_OTYPER_OT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_1",
+ "location": {
+ "column": "9",
+ "line": "8260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715884@macro@GPIO_OTYPER_OT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_2",
+ "location": {
+ "column": "9",
+ "line": "8261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@715942@macro@GPIO_OTYPER_OT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_3",
+ "location": {
+ "column": "9",
+ "line": "8262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716000@macro@GPIO_OTYPER_OT_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_4",
+ "location": {
+ "column": "9",
+ "line": "8263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716058@macro@GPIO_OTYPER_OT_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_5",
+ "location": {
+ "column": "9",
+ "line": "8264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716116@macro@GPIO_OTYPER_OT_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_6",
+ "location": {
+ "column": "9",
+ "line": "8265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716174@macro@GPIO_OTYPER_OT_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_7",
+ "location": {
+ "column": "9",
+ "line": "8266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716232@macro@GPIO_OTYPER_OT_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_8",
+ "location": {
+ "column": "9",
+ "line": "8267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716290@macro@GPIO_OTYPER_OT_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_9",
+ "location": {
+ "column": "9",
+ "line": "8268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716348@macro@GPIO_OTYPER_OT_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_10",
+ "location": {
+ "column": "9",
+ "line": "8269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716407@macro@GPIO_OTYPER_OT_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_11",
+ "location": {
+ "column": "9",
+ "line": "8270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716466@macro@GPIO_OTYPER_OT_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_12",
+ "location": {
+ "column": "9",
+ "line": "8271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716525@macro@GPIO_OTYPER_OT_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_13",
+ "location": {
+ "column": "9",
+ "line": "8272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716584@macro@GPIO_OTYPER_OT_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_14",
+ "location": {
+ "column": "9",
+ "line": "8273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716643@macro@GPIO_OTYPER_OT_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OTYPER_OT_15",
+ "location": {
+ "column": "9",
+ "line": "8274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OTYPER_OT_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716786@macro@GPIO_OSPEEDR_OSPEED0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716867@macro@GPIO_OSPEEDR_OSPEED0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@716967@macro@GPIO_OSPEEDR_OSPEED0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED0",
+ "location": {
+ "column": "9",
+ "line": "8279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717048@macro@GPIO_OSPEEDR_OSPEED0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED0_0",
+ "location": {
+ "column": "9",
+ "line": "8280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717148@macro@GPIO_OSPEEDR_OSPEED0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED0_1",
+ "location": {
+ "column": "9",
+ "line": "8281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717248@macro@GPIO_OSPEEDR_OSPEED1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717329@macro@GPIO_OSPEEDR_OSPEED1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717429@macro@GPIO_OSPEEDR_OSPEED1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED1",
+ "location": {
+ "column": "9",
+ "line": "8284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717510@macro@GPIO_OSPEEDR_OSPEED1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED1_0",
+ "location": {
+ "column": "9",
+ "line": "8285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717610@macro@GPIO_OSPEEDR_OSPEED1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED1_1",
+ "location": {
+ "column": "9",
+ "line": "8286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717710@macro@GPIO_OSPEEDR_OSPEED2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717791@macro@GPIO_OSPEEDR_OSPEED2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717891@macro@GPIO_OSPEEDR_OSPEED2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED2",
+ "location": {
+ "column": "9",
+ "line": "8289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@717972@macro@GPIO_OSPEEDR_OSPEED2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED2_0",
+ "location": {
+ "column": "9",
+ "line": "8290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718072@macro@GPIO_OSPEEDR_OSPEED2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED2_1",
+ "location": {
+ "column": "9",
+ "line": "8291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718172@macro@GPIO_OSPEEDR_OSPEED3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718253@macro@GPIO_OSPEEDR_OSPEED3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718353@macro@GPIO_OSPEEDR_OSPEED3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED3",
+ "location": {
+ "column": "9",
+ "line": "8294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718434@macro@GPIO_OSPEEDR_OSPEED3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED3_0",
+ "location": {
+ "column": "9",
+ "line": "8295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718534@macro@GPIO_OSPEEDR_OSPEED3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED3_1",
+ "location": {
+ "column": "9",
+ "line": "8296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718634@macro@GPIO_OSPEEDR_OSPEED4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718715@macro@GPIO_OSPEEDR_OSPEED4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718815@macro@GPIO_OSPEEDR_OSPEED4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED4",
+ "location": {
+ "column": "9",
+ "line": "8299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718896@macro@GPIO_OSPEEDR_OSPEED4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED4_0",
+ "location": {
+ "column": "9",
+ "line": "8300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@718996@macro@GPIO_OSPEEDR_OSPEED4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED4_1",
+ "location": {
+ "column": "9",
+ "line": "8301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719096@macro@GPIO_OSPEEDR_OSPEED5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719177@macro@GPIO_OSPEEDR_OSPEED5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719277@macro@GPIO_OSPEEDR_OSPEED5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED5",
+ "location": {
+ "column": "9",
+ "line": "8304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719358@macro@GPIO_OSPEEDR_OSPEED5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED5_0",
+ "location": {
+ "column": "9",
+ "line": "8305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719458@macro@GPIO_OSPEEDR_OSPEED5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED5_1",
+ "location": {
+ "column": "9",
+ "line": "8306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719558@macro@GPIO_OSPEEDR_OSPEED6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719639@macro@GPIO_OSPEEDR_OSPEED6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719739@macro@GPIO_OSPEEDR_OSPEED6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED6",
+ "location": {
+ "column": "9",
+ "line": "8309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719820@macro@GPIO_OSPEEDR_OSPEED6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED6_0",
+ "location": {
+ "column": "9",
+ "line": "8310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@719920@macro@GPIO_OSPEEDR_OSPEED6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED6_1",
+ "location": {
+ "column": "9",
+ "line": "8311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720020@macro@GPIO_OSPEEDR_OSPEED7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720101@macro@GPIO_OSPEEDR_OSPEED7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720201@macro@GPIO_OSPEEDR_OSPEED7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED7",
+ "location": {
+ "column": "9",
+ "line": "8314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720282@macro@GPIO_OSPEEDR_OSPEED7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED7_0",
+ "location": {
+ "column": "9",
+ "line": "8315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720382@macro@GPIO_OSPEEDR_OSPEED7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED7_1",
+ "location": {
+ "column": "9",
+ "line": "8316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720482@macro@GPIO_OSPEEDR_OSPEED8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720563@macro@GPIO_OSPEEDR_OSPEED8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720663@macro@GPIO_OSPEEDR_OSPEED8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED8",
+ "location": {
+ "column": "9",
+ "line": "8319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720744@macro@GPIO_OSPEEDR_OSPEED8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED8_0",
+ "location": {
+ "column": "9",
+ "line": "8320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720844@macro@GPIO_OSPEEDR_OSPEED8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED8_1",
+ "location": {
+ "column": "9",
+ "line": "8321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@720944@macro@GPIO_OSPEEDR_OSPEED9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721025@macro@GPIO_OSPEEDR_OSPEED9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721125@macro@GPIO_OSPEEDR_OSPEED9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED9",
+ "location": {
+ "column": "9",
+ "line": "8324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721206@macro@GPIO_OSPEEDR_OSPEED9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED9_0",
+ "location": {
+ "column": "9",
+ "line": "8325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721306@macro@GPIO_OSPEEDR_OSPEED9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED9_1",
+ "location": {
+ "column": "9",
+ "line": "8326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721406@macro@GPIO_OSPEEDR_OSPEED10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721487@macro@GPIO_OSPEEDR_OSPEED10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721587@macro@GPIO_OSPEEDR_OSPEED10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED10",
+ "location": {
+ "column": "9",
+ "line": "8329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721668@macro@GPIO_OSPEEDR_OSPEED10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED10_0",
+ "location": {
+ "column": "9",
+ "line": "8330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721768@macro@GPIO_OSPEEDR_OSPEED10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED10_1",
+ "location": {
+ "column": "9",
+ "line": "8331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721868@macro@GPIO_OSPEEDR_OSPEED11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@721949@macro@GPIO_OSPEEDR_OSPEED11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722049@macro@GPIO_OSPEEDR_OSPEED11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED11",
+ "location": {
+ "column": "9",
+ "line": "8334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722130@macro@GPIO_OSPEEDR_OSPEED11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED11_0",
+ "location": {
+ "column": "9",
+ "line": "8335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722230@macro@GPIO_OSPEEDR_OSPEED11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED11_1",
+ "location": {
+ "column": "9",
+ "line": "8336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722330@macro@GPIO_OSPEEDR_OSPEED12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722411@macro@GPIO_OSPEEDR_OSPEED12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722511@macro@GPIO_OSPEEDR_OSPEED12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED12",
+ "location": {
+ "column": "9",
+ "line": "8339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722592@macro@GPIO_OSPEEDR_OSPEED12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED12_0",
+ "location": {
+ "column": "9",
+ "line": "8340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722692@macro@GPIO_OSPEEDR_OSPEED12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED12_1",
+ "location": {
+ "column": "9",
+ "line": "8341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722792@macro@GPIO_OSPEEDR_OSPEED13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722873@macro@GPIO_OSPEEDR_OSPEED13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@722973@macro@GPIO_OSPEEDR_OSPEED13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED13",
+ "location": {
+ "column": "9",
+ "line": "8344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723054@macro@GPIO_OSPEEDR_OSPEED13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED13_0",
+ "location": {
+ "column": "9",
+ "line": "8345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723154@macro@GPIO_OSPEEDR_OSPEED13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED13_1",
+ "location": {
+ "column": "9",
+ "line": "8346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723254@macro@GPIO_OSPEEDR_OSPEED14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723335@macro@GPIO_OSPEEDR_OSPEED14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723435@macro@GPIO_OSPEEDR_OSPEED14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED14",
+ "location": {
+ "column": "9",
+ "line": "8349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723516@macro@GPIO_OSPEEDR_OSPEED14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED14_0",
+ "location": {
+ "column": "9",
+ "line": "8350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723616@macro@GPIO_OSPEEDR_OSPEED14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED14_1",
+ "location": {
+ "column": "9",
+ "line": "8351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723716@macro@GPIO_OSPEEDR_OSPEED15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723797@macro@GPIO_OSPEEDR_OSPEED15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723897@macro@GPIO_OSPEEDR_OSPEED15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED15",
+ "location": {
+ "column": "9",
+ "line": "8354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@723978@macro@GPIO_OSPEEDR_OSPEED15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED15_0",
+ "location": {
+ "column": "9",
+ "line": "8355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724078@macro@GPIO_OSPEEDR_OSPEED15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDR_OSPEED15_1",
+ "location": {
+ "column": "9",
+ "line": "8356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDR_OSPEED15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724202@macro@GPIO_OSPEEDER_OSPEEDR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR0",
+ "location": {
+ "column": "9",
+ "line": "8359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724265@macro@GPIO_OSPEEDER_OSPEEDR0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR0_0",
+ "location": {
+ "column": "9",
+ "line": "8360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724330@macro@GPIO_OSPEEDER_OSPEEDR0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR0_1",
+ "location": {
+ "column": "9",
+ "line": "8361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724395@macro@GPIO_OSPEEDER_OSPEEDR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR1",
+ "location": {
+ "column": "9",
+ "line": "8362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724458@macro@GPIO_OSPEEDER_OSPEEDR1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR1_0",
+ "location": {
+ "column": "9",
+ "line": "8363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724523@macro@GPIO_OSPEEDER_OSPEEDR1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR1_1",
+ "location": {
+ "column": "9",
+ "line": "8364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724588@macro@GPIO_OSPEEDER_OSPEEDR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR2",
+ "location": {
+ "column": "9",
+ "line": "8365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724651@macro@GPIO_OSPEEDER_OSPEEDR2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR2_0",
+ "location": {
+ "column": "9",
+ "line": "8366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724716@macro@GPIO_OSPEEDER_OSPEEDR2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR2_1",
+ "location": {
+ "column": "9",
+ "line": "8367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724781@macro@GPIO_OSPEEDER_OSPEEDR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR3",
+ "location": {
+ "column": "9",
+ "line": "8368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724844@macro@GPIO_OSPEEDER_OSPEEDR3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR3_0",
+ "location": {
+ "column": "9",
+ "line": "8369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724909@macro@GPIO_OSPEEDER_OSPEEDR3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR3_1",
+ "location": {
+ "column": "9",
+ "line": "8370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@724974@macro@GPIO_OSPEEDER_OSPEEDR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR4",
+ "location": {
+ "column": "9",
+ "line": "8371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725037@macro@GPIO_OSPEEDER_OSPEEDR4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR4_0",
+ "location": {
+ "column": "9",
+ "line": "8372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725102@macro@GPIO_OSPEEDER_OSPEEDR4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR4_1",
+ "location": {
+ "column": "9",
+ "line": "8373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725167@macro@GPIO_OSPEEDER_OSPEEDR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR5",
+ "location": {
+ "column": "9",
+ "line": "8374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725230@macro@GPIO_OSPEEDER_OSPEEDR5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR5_0",
+ "location": {
+ "column": "9",
+ "line": "8375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725295@macro@GPIO_OSPEEDER_OSPEEDR5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR5_1",
+ "location": {
+ "column": "9",
+ "line": "8376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725360@macro@GPIO_OSPEEDER_OSPEEDR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR6",
+ "location": {
+ "column": "9",
+ "line": "8377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725423@macro@GPIO_OSPEEDER_OSPEEDR6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR6_0",
+ "location": {
+ "column": "9",
+ "line": "8378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725488@macro@GPIO_OSPEEDER_OSPEEDR6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR6_1",
+ "location": {
+ "column": "9",
+ "line": "8379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725553@macro@GPIO_OSPEEDER_OSPEEDR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR7",
+ "location": {
+ "column": "9",
+ "line": "8380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725616@macro@GPIO_OSPEEDER_OSPEEDR7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR7_0",
+ "location": {
+ "column": "9",
+ "line": "8381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725681@macro@GPIO_OSPEEDER_OSPEEDR7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR7_1",
+ "location": {
+ "column": "9",
+ "line": "8382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725746@macro@GPIO_OSPEEDER_OSPEEDR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR8",
+ "location": {
+ "column": "9",
+ "line": "8383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725809@macro@GPIO_OSPEEDER_OSPEEDR8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR8_0",
+ "location": {
+ "column": "9",
+ "line": "8384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725874@macro@GPIO_OSPEEDER_OSPEEDR8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR8_1",
+ "location": {
+ "column": "9",
+ "line": "8385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@725939@macro@GPIO_OSPEEDER_OSPEEDR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR9",
+ "location": {
+ "column": "9",
+ "line": "8386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726002@macro@GPIO_OSPEEDER_OSPEEDR9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR9_0",
+ "location": {
+ "column": "9",
+ "line": "8387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726067@macro@GPIO_OSPEEDER_OSPEEDR9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR9_1",
+ "location": {
+ "column": "9",
+ "line": "8388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726132@macro@GPIO_OSPEEDER_OSPEEDR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR10",
+ "location": {
+ "column": "9",
+ "line": "8389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726196@macro@GPIO_OSPEEDER_OSPEEDR10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR10_0",
+ "location": {
+ "column": "9",
+ "line": "8390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726262@macro@GPIO_OSPEEDER_OSPEEDR10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR10_1",
+ "location": {
+ "column": "9",
+ "line": "8391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726328@macro@GPIO_OSPEEDER_OSPEEDR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR11",
+ "location": {
+ "column": "9",
+ "line": "8392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726392@macro@GPIO_OSPEEDER_OSPEEDR11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR11_0",
+ "location": {
+ "column": "9",
+ "line": "8393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726458@macro@GPIO_OSPEEDER_OSPEEDR11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR11_1",
+ "location": {
+ "column": "9",
+ "line": "8394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726524@macro@GPIO_OSPEEDER_OSPEEDR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR12",
+ "location": {
+ "column": "9",
+ "line": "8395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726588@macro@GPIO_OSPEEDER_OSPEEDR12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR12_0",
+ "location": {
+ "column": "9",
+ "line": "8396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726654@macro@GPIO_OSPEEDER_OSPEEDR12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR12_1",
+ "location": {
+ "column": "9",
+ "line": "8397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726720@macro@GPIO_OSPEEDER_OSPEEDR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR13",
+ "location": {
+ "column": "9",
+ "line": "8398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726784@macro@GPIO_OSPEEDER_OSPEEDR13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR13_0",
+ "location": {
+ "column": "9",
+ "line": "8399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726850@macro@GPIO_OSPEEDER_OSPEEDR13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR13_1",
+ "location": {
+ "column": "9",
+ "line": "8400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726916@macro@GPIO_OSPEEDER_OSPEEDR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR14",
+ "location": {
+ "column": "9",
+ "line": "8401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@726980@macro@GPIO_OSPEEDER_OSPEEDR14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR14_0",
+ "location": {
+ "column": "9",
+ "line": "8402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727046@macro@GPIO_OSPEEDER_OSPEEDR14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR14_1",
+ "location": {
+ "column": "9",
+ "line": "8403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727112@macro@GPIO_OSPEEDER_OSPEEDR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR15",
+ "location": {
+ "column": "9",
+ "line": "8404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727176@macro@GPIO_OSPEEDER_OSPEEDR15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR15_0",
+ "location": {
+ "column": "9",
+ "line": "8405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727242@macro@GPIO_OSPEEDER_OSPEEDR15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_OSPEEDER_OSPEEDR15_1",
+ "location": {
+ "column": "9",
+ "line": "8406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_OSPEEDER_OSPEEDR15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727392@macro@GPIO_PUPDR_PUPD0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727473@macro@GPIO_PUPDR_PUPD0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727573@macro@GPIO_PUPDR_PUPD0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD0",
+ "location": {
+ "column": "9",
+ "line": "8411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727654@macro@GPIO_PUPDR_PUPD0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD0_0",
+ "location": {
+ "column": "9",
+ "line": "8412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727754@macro@GPIO_PUPDR_PUPD0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD0_1",
+ "location": {
+ "column": "9",
+ "line": "8413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727854@macro@GPIO_PUPDR_PUPD1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@727935@macro@GPIO_PUPDR_PUPD1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728035@macro@GPIO_PUPDR_PUPD1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD1",
+ "location": {
+ "column": "9",
+ "line": "8416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728116@macro@GPIO_PUPDR_PUPD1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD1_0",
+ "location": {
+ "column": "9",
+ "line": "8417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728216@macro@GPIO_PUPDR_PUPD1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD1_1",
+ "location": {
+ "column": "9",
+ "line": "8418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728316@macro@GPIO_PUPDR_PUPD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728397@macro@GPIO_PUPDR_PUPD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728497@macro@GPIO_PUPDR_PUPD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD2",
+ "location": {
+ "column": "9",
+ "line": "8421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728578@macro@GPIO_PUPDR_PUPD2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD2_0",
+ "location": {
+ "column": "9",
+ "line": "8422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728678@macro@GPIO_PUPDR_PUPD2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD2_1",
+ "location": {
+ "column": "9",
+ "line": "8423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728778@macro@GPIO_PUPDR_PUPD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728859@macro@GPIO_PUPDR_PUPD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@728959@macro@GPIO_PUPDR_PUPD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD3",
+ "location": {
+ "column": "9",
+ "line": "8426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729040@macro@GPIO_PUPDR_PUPD3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD3_0",
+ "location": {
+ "column": "9",
+ "line": "8427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729140@macro@GPIO_PUPDR_PUPD3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD3_1",
+ "location": {
+ "column": "9",
+ "line": "8428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729240@macro@GPIO_PUPDR_PUPD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729321@macro@GPIO_PUPDR_PUPD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729421@macro@GPIO_PUPDR_PUPD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD4",
+ "location": {
+ "column": "9",
+ "line": "8431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729502@macro@GPIO_PUPDR_PUPD4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD4_0",
+ "location": {
+ "column": "9",
+ "line": "8432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729602@macro@GPIO_PUPDR_PUPD4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD4_1",
+ "location": {
+ "column": "9",
+ "line": "8433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729702@macro@GPIO_PUPDR_PUPD5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729783@macro@GPIO_PUPDR_PUPD5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729883@macro@GPIO_PUPDR_PUPD5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD5",
+ "location": {
+ "column": "9",
+ "line": "8436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@729964@macro@GPIO_PUPDR_PUPD5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD5_0",
+ "location": {
+ "column": "9",
+ "line": "8437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730064@macro@GPIO_PUPDR_PUPD5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD5_1",
+ "location": {
+ "column": "9",
+ "line": "8438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730164@macro@GPIO_PUPDR_PUPD6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730245@macro@GPIO_PUPDR_PUPD6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730345@macro@GPIO_PUPDR_PUPD6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD6",
+ "location": {
+ "column": "9",
+ "line": "8441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730426@macro@GPIO_PUPDR_PUPD6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD6_0",
+ "location": {
+ "column": "9",
+ "line": "8442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730526@macro@GPIO_PUPDR_PUPD6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD6_1",
+ "location": {
+ "column": "9",
+ "line": "8443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730626@macro@GPIO_PUPDR_PUPD7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730707@macro@GPIO_PUPDR_PUPD7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730807@macro@GPIO_PUPDR_PUPD7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD7",
+ "location": {
+ "column": "9",
+ "line": "8446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730888@macro@GPIO_PUPDR_PUPD7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD7_0",
+ "location": {
+ "column": "9",
+ "line": "8447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@730988@macro@GPIO_PUPDR_PUPD7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD7_1",
+ "location": {
+ "column": "9",
+ "line": "8448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731088@macro@GPIO_PUPDR_PUPD8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731169@macro@GPIO_PUPDR_PUPD8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731269@macro@GPIO_PUPDR_PUPD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD8",
+ "location": {
+ "column": "9",
+ "line": "8451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731350@macro@GPIO_PUPDR_PUPD8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD8_0",
+ "location": {
+ "column": "9",
+ "line": "8452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731450@macro@GPIO_PUPDR_PUPD8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD8_1",
+ "location": {
+ "column": "9",
+ "line": "8453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731550@macro@GPIO_PUPDR_PUPD9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731631@macro@GPIO_PUPDR_PUPD9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731731@macro@GPIO_PUPDR_PUPD9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD9",
+ "location": {
+ "column": "9",
+ "line": "8456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731812@macro@GPIO_PUPDR_PUPD9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD9_0",
+ "location": {
+ "column": "9",
+ "line": "8457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@731912@macro@GPIO_PUPDR_PUPD9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD9_1",
+ "location": {
+ "column": "9",
+ "line": "8458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732012@macro@GPIO_PUPDR_PUPD10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732093@macro@GPIO_PUPDR_PUPD10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732193@macro@GPIO_PUPDR_PUPD10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD10",
+ "location": {
+ "column": "9",
+ "line": "8461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732274@macro@GPIO_PUPDR_PUPD10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD10_0",
+ "location": {
+ "column": "9",
+ "line": "8462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732374@macro@GPIO_PUPDR_PUPD10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD10_1",
+ "location": {
+ "column": "9",
+ "line": "8463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732474@macro@GPIO_PUPDR_PUPD11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732555@macro@GPIO_PUPDR_PUPD11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732655@macro@GPIO_PUPDR_PUPD11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD11",
+ "location": {
+ "column": "9",
+ "line": "8466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732736@macro@GPIO_PUPDR_PUPD11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD11_0",
+ "location": {
+ "column": "9",
+ "line": "8467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732836@macro@GPIO_PUPDR_PUPD11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD11_1",
+ "location": {
+ "column": "9",
+ "line": "8468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@732936@macro@GPIO_PUPDR_PUPD12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733017@macro@GPIO_PUPDR_PUPD12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733117@macro@GPIO_PUPDR_PUPD12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD12",
+ "location": {
+ "column": "9",
+ "line": "8471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733198@macro@GPIO_PUPDR_PUPD12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD12_0",
+ "location": {
+ "column": "9",
+ "line": "8472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733298@macro@GPIO_PUPDR_PUPD12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD12_1",
+ "location": {
+ "column": "9",
+ "line": "8473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733398@macro@GPIO_PUPDR_PUPD13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733479@macro@GPIO_PUPDR_PUPD13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733579@macro@GPIO_PUPDR_PUPD13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD13",
+ "location": {
+ "column": "9",
+ "line": "8476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733660@macro@GPIO_PUPDR_PUPD13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD13_0",
+ "location": {
+ "column": "9",
+ "line": "8477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733760@macro@GPIO_PUPDR_PUPD13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD13_1",
+ "location": {
+ "column": "9",
+ "line": "8478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733860@macro@GPIO_PUPDR_PUPD14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@733941@macro@GPIO_PUPDR_PUPD14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734041@macro@GPIO_PUPDR_PUPD14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD14",
+ "location": {
+ "column": "9",
+ "line": "8481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734122@macro@GPIO_PUPDR_PUPD14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD14_0",
+ "location": {
+ "column": "9",
+ "line": "8482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734222@macro@GPIO_PUPDR_PUPD14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD14_1",
+ "location": {
+ "column": "9",
+ "line": "8483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734322@macro@GPIO_PUPDR_PUPD15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734403@macro@GPIO_PUPDR_PUPD15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734503@macro@GPIO_PUPDR_PUPD15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD15",
+ "location": {
+ "column": "9",
+ "line": "8486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734584@macro@GPIO_PUPDR_PUPD15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD15_0",
+ "location": {
+ "column": "9",
+ "line": "8487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734684@macro@GPIO_PUPDR_PUPD15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPD15_1",
+ "location": {
+ "column": "9",
+ "line": "8488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPD15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734808@macro@GPIO_PUPDR_PUPDR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR0",
+ "location": {
+ "column": "9",
+ "line": "8491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734867@macro@GPIO_PUPDR_PUPDR0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR0_0",
+ "location": {
+ "column": "9",
+ "line": "8492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734928@macro@GPIO_PUPDR_PUPDR0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR0_1",
+ "location": {
+ "column": "9",
+ "line": "8493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@734989@macro@GPIO_PUPDR_PUPDR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR1",
+ "location": {
+ "column": "9",
+ "line": "8494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735048@macro@GPIO_PUPDR_PUPDR1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR1_0",
+ "location": {
+ "column": "9",
+ "line": "8495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735109@macro@GPIO_PUPDR_PUPDR1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR1_1",
+ "location": {
+ "column": "9",
+ "line": "8496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735170@macro@GPIO_PUPDR_PUPDR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR2",
+ "location": {
+ "column": "9",
+ "line": "8497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735229@macro@GPIO_PUPDR_PUPDR2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR2_0",
+ "location": {
+ "column": "9",
+ "line": "8498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735290@macro@GPIO_PUPDR_PUPDR2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR2_1",
+ "location": {
+ "column": "9",
+ "line": "8499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735351@macro@GPIO_PUPDR_PUPDR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR3",
+ "location": {
+ "column": "9",
+ "line": "8500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735410@macro@GPIO_PUPDR_PUPDR3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR3_0",
+ "location": {
+ "column": "9",
+ "line": "8501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735471@macro@GPIO_PUPDR_PUPDR3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR3_1",
+ "location": {
+ "column": "9",
+ "line": "8502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735532@macro@GPIO_PUPDR_PUPDR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR4",
+ "location": {
+ "column": "9",
+ "line": "8503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735591@macro@GPIO_PUPDR_PUPDR4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR4_0",
+ "location": {
+ "column": "9",
+ "line": "8504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735652@macro@GPIO_PUPDR_PUPDR4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR4_1",
+ "location": {
+ "column": "9",
+ "line": "8505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735713@macro@GPIO_PUPDR_PUPDR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR5",
+ "location": {
+ "column": "9",
+ "line": "8506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735772@macro@GPIO_PUPDR_PUPDR5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR5_0",
+ "location": {
+ "column": "9",
+ "line": "8507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735833@macro@GPIO_PUPDR_PUPDR5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR5_1",
+ "location": {
+ "column": "9",
+ "line": "8508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735894@macro@GPIO_PUPDR_PUPDR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR6",
+ "location": {
+ "column": "9",
+ "line": "8509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@735953@macro@GPIO_PUPDR_PUPDR6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR6_0",
+ "location": {
+ "column": "9",
+ "line": "8510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736014@macro@GPIO_PUPDR_PUPDR6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR6_1",
+ "location": {
+ "column": "9",
+ "line": "8511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736075@macro@GPIO_PUPDR_PUPDR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR7",
+ "location": {
+ "column": "9",
+ "line": "8512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736134@macro@GPIO_PUPDR_PUPDR7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR7_0",
+ "location": {
+ "column": "9",
+ "line": "8513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736195@macro@GPIO_PUPDR_PUPDR7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR7_1",
+ "location": {
+ "column": "9",
+ "line": "8514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736256@macro@GPIO_PUPDR_PUPDR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR8",
+ "location": {
+ "column": "9",
+ "line": "8515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736315@macro@GPIO_PUPDR_PUPDR8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR8_0",
+ "location": {
+ "column": "9",
+ "line": "8516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736376@macro@GPIO_PUPDR_PUPDR8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR8_1",
+ "location": {
+ "column": "9",
+ "line": "8517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736437@macro@GPIO_PUPDR_PUPDR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR9",
+ "location": {
+ "column": "9",
+ "line": "8518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736496@macro@GPIO_PUPDR_PUPDR9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR9_0",
+ "location": {
+ "column": "9",
+ "line": "8519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736557@macro@GPIO_PUPDR_PUPDR9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR9_1",
+ "location": {
+ "column": "9",
+ "line": "8520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736618@macro@GPIO_PUPDR_PUPDR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR10",
+ "location": {
+ "column": "9",
+ "line": "8521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736678@macro@GPIO_PUPDR_PUPDR10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR10_0",
+ "location": {
+ "column": "9",
+ "line": "8522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736740@macro@GPIO_PUPDR_PUPDR10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR10_1",
+ "location": {
+ "column": "9",
+ "line": "8523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736802@macro@GPIO_PUPDR_PUPDR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR11",
+ "location": {
+ "column": "9",
+ "line": "8524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736862@macro@GPIO_PUPDR_PUPDR11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR11_0",
+ "location": {
+ "column": "9",
+ "line": "8525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736924@macro@GPIO_PUPDR_PUPDR11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR11_1",
+ "location": {
+ "column": "9",
+ "line": "8526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@736986@macro@GPIO_PUPDR_PUPDR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR12",
+ "location": {
+ "column": "9",
+ "line": "8527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737046@macro@GPIO_PUPDR_PUPDR12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR12_0",
+ "location": {
+ "column": "9",
+ "line": "8528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737108@macro@GPIO_PUPDR_PUPDR12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR12_1",
+ "location": {
+ "column": "9",
+ "line": "8529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737170@macro@GPIO_PUPDR_PUPDR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR13",
+ "location": {
+ "column": "9",
+ "line": "8530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737230@macro@GPIO_PUPDR_PUPDR13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR13_0",
+ "location": {
+ "column": "9",
+ "line": "8531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737292@macro@GPIO_PUPDR_PUPDR13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR13_1",
+ "location": {
+ "column": "9",
+ "line": "8532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737354@macro@GPIO_PUPDR_PUPDR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR14",
+ "location": {
+ "column": "9",
+ "line": "8533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737414@macro@GPIO_PUPDR_PUPDR14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR14_0",
+ "location": {
+ "column": "9",
+ "line": "8534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737476@macro@GPIO_PUPDR_PUPDR14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR14_1",
+ "location": {
+ "column": "9",
+ "line": "8535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737538@macro@GPIO_PUPDR_PUPDR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR15",
+ "location": {
+ "column": "9",
+ "line": "8536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737598@macro@GPIO_PUPDR_PUPDR15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR15_0",
+ "location": {
+ "column": "9",
+ "line": "8537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737660@macro@GPIO_PUPDR_PUPDR15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PUPDR_PUPDR15_1",
+ "location": {
+ "column": "9",
+ "line": "8538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_PUPDR_PUPDR15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737806@macro@GPIO_IDR_ID0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737887@macro@GPIO_IDR_ID0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@737987@macro@GPIO_IDR_ID0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID0",
+ "location": {
+ "column": "9",
+ "line": "8543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738068@macro@GPIO_IDR_ID1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738149@macro@GPIO_IDR_ID1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738249@macro@GPIO_IDR_ID1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID1",
+ "location": {
+ "column": "9",
+ "line": "8546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738330@macro@GPIO_IDR_ID2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738411@macro@GPIO_IDR_ID2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738511@macro@GPIO_IDR_ID2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID2",
+ "location": {
+ "column": "9",
+ "line": "8549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738592@macro@GPIO_IDR_ID3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738673@macro@GPIO_IDR_ID3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738773@macro@GPIO_IDR_ID3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID3",
+ "location": {
+ "column": "9",
+ "line": "8552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738854@macro@GPIO_IDR_ID4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@738935@macro@GPIO_IDR_ID4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739035@macro@GPIO_IDR_ID4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID4",
+ "location": {
+ "column": "9",
+ "line": "8555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739116@macro@GPIO_IDR_ID5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739197@macro@GPIO_IDR_ID5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739297@macro@GPIO_IDR_ID5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID5",
+ "location": {
+ "column": "9",
+ "line": "8558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739378@macro@GPIO_IDR_ID6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739459@macro@GPIO_IDR_ID6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739559@macro@GPIO_IDR_ID6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID6",
+ "location": {
+ "column": "9",
+ "line": "8561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739640@macro@GPIO_IDR_ID7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739721@macro@GPIO_IDR_ID7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739821@macro@GPIO_IDR_ID7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID7",
+ "location": {
+ "column": "9",
+ "line": "8564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739902@macro@GPIO_IDR_ID8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@739983@macro@GPIO_IDR_ID8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740083@macro@GPIO_IDR_ID8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID8",
+ "location": {
+ "column": "9",
+ "line": "8567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740164@macro@GPIO_IDR_ID9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740245@macro@GPIO_IDR_ID9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740345@macro@GPIO_IDR_ID9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID9",
+ "location": {
+ "column": "9",
+ "line": "8570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740426@macro@GPIO_IDR_ID10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740507@macro@GPIO_IDR_ID10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740607@macro@GPIO_IDR_ID10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID10",
+ "location": {
+ "column": "9",
+ "line": "8573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740688@macro@GPIO_IDR_ID11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740769@macro@GPIO_IDR_ID11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740869@macro@GPIO_IDR_ID11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID11",
+ "location": {
+ "column": "9",
+ "line": "8576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@740950@macro@GPIO_IDR_ID12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741031@macro@GPIO_IDR_ID12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741131@macro@GPIO_IDR_ID12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID12",
+ "location": {
+ "column": "9",
+ "line": "8579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741212@macro@GPIO_IDR_ID13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741293@macro@GPIO_IDR_ID13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741393@macro@GPIO_IDR_ID13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID13",
+ "location": {
+ "column": "9",
+ "line": "8582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741474@macro@GPIO_IDR_ID14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741555@macro@GPIO_IDR_ID14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741655@macro@GPIO_IDR_ID14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID14",
+ "location": {
+ "column": "9",
+ "line": "8585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741736@macro@GPIO_IDR_ID15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741817@macro@GPIO_IDR_ID15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@741917@macro@GPIO_IDR_ID15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_ID15",
+ "location": {
+ "column": "9",
+ "line": "8588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_ID15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742022@macro@GPIO_IDR_IDR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_0",
+ "location": {
+ "column": "9",
+ "line": "8591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742077@macro@GPIO_IDR_IDR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_1",
+ "location": {
+ "column": "9",
+ "line": "8592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742132@macro@GPIO_IDR_IDR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_2",
+ "location": {
+ "column": "9",
+ "line": "8593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742187@macro@GPIO_IDR_IDR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_3",
+ "location": {
+ "column": "9",
+ "line": "8594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742242@macro@GPIO_IDR_IDR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_4",
+ "location": {
+ "column": "9",
+ "line": "8595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742297@macro@GPIO_IDR_IDR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_5",
+ "location": {
+ "column": "9",
+ "line": "8596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742352@macro@GPIO_IDR_IDR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_6",
+ "location": {
+ "column": "9",
+ "line": "8597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742407@macro@GPIO_IDR_IDR_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_7",
+ "location": {
+ "column": "9",
+ "line": "8598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742462@macro@GPIO_IDR_IDR_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_8",
+ "location": {
+ "column": "9",
+ "line": "8599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742517@macro@GPIO_IDR_IDR_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_9",
+ "location": {
+ "column": "9",
+ "line": "8600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742572@macro@GPIO_IDR_IDR_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_10",
+ "location": {
+ "column": "9",
+ "line": "8601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742628@macro@GPIO_IDR_IDR_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_11",
+ "location": {
+ "column": "9",
+ "line": "8602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742684@macro@GPIO_IDR_IDR_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_12",
+ "location": {
+ "column": "9",
+ "line": "8603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742740@macro@GPIO_IDR_IDR_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_13",
+ "location": {
+ "column": "9",
+ "line": "8604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742796@macro@GPIO_IDR_IDR_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_14",
+ "location": {
+ "column": "9",
+ "line": "8605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742852@macro@GPIO_IDR_IDR_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_IDR_IDR_15",
+ "location": {
+ "column": "9",
+ "line": "8606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_IDR_IDR_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@742992@macro@GPIO_ODR_OD0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743073@macro@GPIO_ODR_OD0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743173@macro@GPIO_ODR_OD0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD0",
+ "location": {
+ "column": "9",
+ "line": "8611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743254@macro@GPIO_ODR_OD1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743335@macro@GPIO_ODR_OD1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743435@macro@GPIO_ODR_OD1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD1",
+ "location": {
+ "column": "9",
+ "line": "8614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743516@macro@GPIO_ODR_OD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743597@macro@GPIO_ODR_OD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743697@macro@GPIO_ODR_OD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD2",
+ "location": {
+ "column": "9",
+ "line": "8617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743778@macro@GPIO_ODR_OD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743859@macro@GPIO_ODR_OD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@743959@macro@GPIO_ODR_OD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD3",
+ "location": {
+ "column": "9",
+ "line": "8620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744040@macro@GPIO_ODR_OD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744121@macro@GPIO_ODR_OD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744221@macro@GPIO_ODR_OD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD4",
+ "location": {
+ "column": "9",
+ "line": "8623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744302@macro@GPIO_ODR_OD5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744383@macro@GPIO_ODR_OD5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744483@macro@GPIO_ODR_OD5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD5",
+ "location": {
+ "column": "9",
+ "line": "8626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744564@macro@GPIO_ODR_OD6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744645@macro@GPIO_ODR_OD6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744745@macro@GPIO_ODR_OD6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD6",
+ "location": {
+ "column": "9",
+ "line": "8629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744826@macro@GPIO_ODR_OD7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@744907@macro@GPIO_ODR_OD7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745007@macro@GPIO_ODR_OD7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD7",
+ "location": {
+ "column": "9",
+ "line": "8632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745088@macro@GPIO_ODR_OD8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745169@macro@GPIO_ODR_OD8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745269@macro@GPIO_ODR_OD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD8",
+ "location": {
+ "column": "9",
+ "line": "8635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745350@macro@GPIO_ODR_OD9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745431@macro@GPIO_ODR_OD9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745531@macro@GPIO_ODR_OD9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD9",
+ "location": {
+ "column": "9",
+ "line": "8638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745612@macro@GPIO_ODR_OD10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745693@macro@GPIO_ODR_OD10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745793@macro@GPIO_ODR_OD10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD10",
+ "location": {
+ "column": "9",
+ "line": "8641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745874@macro@GPIO_ODR_OD11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@745955@macro@GPIO_ODR_OD11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746055@macro@GPIO_ODR_OD11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD11",
+ "location": {
+ "column": "9",
+ "line": "8644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746136@macro@GPIO_ODR_OD12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746217@macro@GPIO_ODR_OD12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746317@macro@GPIO_ODR_OD12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD12",
+ "location": {
+ "column": "9",
+ "line": "8647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746398@macro@GPIO_ODR_OD13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746479@macro@GPIO_ODR_OD13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746579@macro@GPIO_ODR_OD13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD13",
+ "location": {
+ "column": "9",
+ "line": "8650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746660@macro@GPIO_ODR_OD14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746741@macro@GPIO_ODR_OD14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746841@macro@GPIO_ODR_OD14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD14",
+ "location": {
+ "column": "9",
+ "line": "8653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@746922@macro@GPIO_ODR_OD15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747003@macro@GPIO_ODR_OD15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747103@macro@GPIO_ODR_OD15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_OD15",
+ "location": {
+ "column": "9",
+ "line": "8656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_OD15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747206@macro@GPIO_ODR_ODR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_0",
+ "location": {
+ "column": "9",
+ "line": "8658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747261@macro@GPIO_ODR_ODR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_1",
+ "location": {
+ "column": "9",
+ "line": "8659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747316@macro@GPIO_ODR_ODR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_2",
+ "location": {
+ "column": "9",
+ "line": "8660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747371@macro@GPIO_ODR_ODR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_3",
+ "location": {
+ "column": "9",
+ "line": "8661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747426@macro@GPIO_ODR_ODR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_4",
+ "location": {
+ "column": "9",
+ "line": "8662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747481@macro@GPIO_ODR_ODR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_5",
+ "location": {
+ "column": "9",
+ "line": "8663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747536@macro@GPIO_ODR_ODR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_6",
+ "location": {
+ "column": "9",
+ "line": "8664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747591@macro@GPIO_ODR_ODR_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_7",
+ "location": {
+ "column": "9",
+ "line": "8665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747646@macro@GPIO_ODR_ODR_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_8",
+ "location": {
+ "column": "9",
+ "line": "8666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747701@macro@GPIO_ODR_ODR_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_9",
+ "location": {
+ "column": "9",
+ "line": "8667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747756@macro@GPIO_ODR_ODR_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_10",
+ "location": {
+ "column": "9",
+ "line": "8668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747812@macro@GPIO_ODR_ODR_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_11",
+ "location": {
+ "column": "9",
+ "line": "8669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747868@macro@GPIO_ODR_ODR_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_12",
+ "location": {
+ "column": "9",
+ "line": "8670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747924@macro@GPIO_ODR_ODR_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_13",
+ "location": {
+ "column": "9",
+ "line": "8671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@747980@macro@GPIO_ODR_ODR_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_14",
+ "location": {
+ "column": "9",
+ "line": "8672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748036@macro@GPIO_ODR_ODR_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_ODR_ODR_15",
+ "location": {
+ "column": "9",
+ "line": "8673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_ODR_ODR_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748176@macro@GPIO_BSRR_BS0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748257@macro@GPIO_BSRR_BS0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748357@macro@GPIO_BSRR_BS0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS0",
+ "location": {
+ "column": "9",
+ "line": "8678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748438@macro@GPIO_BSRR_BS1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748519@macro@GPIO_BSRR_BS1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748619@macro@GPIO_BSRR_BS1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS1",
+ "location": {
+ "column": "9",
+ "line": "8681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748700@macro@GPIO_BSRR_BS2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748781@macro@GPIO_BSRR_BS2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748881@macro@GPIO_BSRR_BS2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS2",
+ "location": {
+ "column": "9",
+ "line": "8684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@748962@macro@GPIO_BSRR_BS3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749043@macro@GPIO_BSRR_BS3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749143@macro@GPIO_BSRR_BS3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS3",
+ "location": {
+ "column": "9",
+ "line": "8687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749224@macro@GPIO_BSRR_BS4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749305@macro@GPIO_BSRR_BS4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749405@macro@GPIO_BSRR_BS4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS4",
+ "location": {
+ "column": "9",
+ "line": "8690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749486@macro@GPIO_BSRR_BS5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749567@macro@GPIO_BSRR_BS5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749667@macro@GPIO_BSRR_BS5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS5",
+ "location": {
+ "column": "9",
+ "line": "8693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749748@macro@GPIO_BSRR_BS6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749829@macro@GPIO_BSRR_BS6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@749929@macro@GPIO_BSRR_BS6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS6",
+ "location": {
+ "column": "9",
+ "line": "8696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750010@macro@GPIO_BSRR_BS7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750091@macro@GPIO_BSRR_BS7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750191@macro@GPIO_BSRR_BS7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS7",
+ "location": {
+ "column": "9",
+ "line": "8699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750272@macro@GPIO_BSRR_BS8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750353@macro@GPIO_BSRR_BS8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750453@macro@GPIO_BSRR_BS8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS8",
+ "location": {
+ "column": "9",
+ "line": "8702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750534@macro@GPIO_BSRR_BS9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750615@macro@GPIO_BSRR_BS9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750715@macro@GPIO_BSRR_BS9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS9",
+ "location": {
+ "column": "9",
+ "line": "8705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750796@macro@GPIO_BSRR_BS10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750877@macro@GPIO_BSRR_BS10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@750977@macro@GPIO_BSRR_BS10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS10",
+ "location": {
+ "column": "9",
+ "line": "8708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751058@macro@GPIO_BSRR_BS11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751139@macro@GPIO_BSRR_BS11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751239@macro@GPIO_BSRR_BS11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS11",
+ "location": {
+ "column": "9",
+ "line": "8711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751320@macro@GPIO_BSRR_BS12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751401@macro@GPIO_BSRR_BS12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751501@macro@GPIO_BSRR_BS12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS12",
+ "location": {
+ "column": "9",
+ "line": "8714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751582@macro@GPIO_BSRR_BS13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751663@macro@GPIO_BSRR_BS13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751763@macro@GPIO_BSRR_BS13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS13",
+ "location": {
+ "column": "9",
+ "line": "8717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751844@macro@GPIO_BSRR_BS14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@751925@macro@GPIO_BSRR_BS14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752025@macro@GPIO_BSRR_BS14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS14",
+ "location": {
+ "column": "9",
+ "line": "8720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752106@macro@GPIO_BSRR_BS15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752187@macro@GPIO_BSRR_BS15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752287@macro@GPIO_BSRR_BS15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS15",
+ "location": {
+ "column": "9",
+ "line": "8723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752368@macro@GPIO_BSRR_BR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752449@macro@GPIO_BSRR_BR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752549@macro@GPIO_BSRR_BR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR0",
+ "location": {
+ "column": "9",
+ "line": "8726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752630@macro@GPIO_BSRR_BR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752711@macro@GPIO_BSRR_BR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752811@macro@GPIO_BSRR_BR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR1",
+ "location": {
+ "column": "9",
+ "line": "8729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752892@macro@GPIO_BSRR_BR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@752973@macro@GPIO_BSRR_BR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753073@macro@GPIO_BSRR_BR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR2",
+ "location": {
+ "column": "9",
+ "line": "8732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753154@macro@GPIO_BSRR_BR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753235@macro@GPIO_BSRR_BR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753335@macro@GPIO_BSRR_BR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR3",
+ "location": {
+ "column": "9",
+ "line": "8735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753416@macro@GPIO_BSRR_BR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753497@macro@GPIO_BSRR_BR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753597@macro@GPIO_BSRR_BR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR4",
+ "location": {
+ "column": "9",
+ "line": "8738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753678@macro@GPIO_BSRR_BR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753759@macro@GPIO_BSRR_BR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753859@macro@GPIO_BSRR_BR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR5",
+ "location": {
+ "column": "9",
+ "line": "8741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@753940@macro@GPIO_BSRR_BR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754021@macro@GPIO_BSRR_BR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754121@macro@GPIO_BSRR_BR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR6",
+ "location": {
+ "column": "9",
+ "line": "8744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754202@macro@GPIO_BSRR_BR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754283@macro@GPIO_BSRR_BR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754383@macro@GPIO_BSRR_BR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR7",
+ "location": {
+ "column": "9",
+ "line": "8747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754464@macro@GPIO_BSRR_BR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754545@macro@GPIO_BSRR_BR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754645@macro@GPIO_BSRR_BR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR8",
+ "location": {
+ "column": "9",
+ "line": "8750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754726@macro@GPIO_BSRR_BR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754807@macro@GPIO_BSRR_BR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754907@macro@GPIO_BSRR_BR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR9",
+ "location": {
+ "column": "9",
+ "line": "8753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@754988@macro@GPIO_BSRR_BR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755069@macro@GPIO_BSRR_BR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755169@macro@GPIO_BSRR_BR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR10",
+ "location": {
+ "column": "9",
+ "line": "8756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755250@macro@GPIO_BSRR_BR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755331@macro@GPIO_BSRR_BR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755431@macro@GPIO_BSRR_BR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR11",
+ "location": {
+ "column": "9",
+ "line": "8759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755512@macro@GPIO_BSRR_BR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755593@macro@GPIO_BSRR_BR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755693@macro@GPIO_BSRR_BR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR12",
+ "location": {
+ "column": "9",
+ "line": "8762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755774@macro@GPIO_BSRR_BR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755855@macro@GPIO_BSRR_BR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@755955@macro@GPIO_BSRR_BR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR13",
+ "location": {
+ "column": "9",
+ "line": "8765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756036@macro@GPIO_BSRR_BR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756117@macro@GPIO_BSRR_BR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756217@macro@GPIO_BSRR_BR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR14",
+ "location": {
+ "column": "9",
+ "line": "8768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756298@macro@GPIO_BSRR_BR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756379@macro@GPIO_BSRR_BR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756479@macro@GPIO_BSRR_BR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR15",
+ "location": {
+ "column": "9",
+ "line": "8771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756584@macro@GPIO_BSRR_BS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_0",
+ "location": {
+ "column": "9",
+ "line": "8774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756640@macro@GPIO_BSRR_BS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_1",
+ "location": {
+ "column": "9",
+ "line": "8775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756696@macro@GPIO_BSRR_BS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_2",
+ "location": {
+ "column": "9",
+ "line": "8776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756752@macro@GPIO_BSRR_BS_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_3",
+ "location": {
+ "column": "9",
+ "line": "8777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756808@macro@GPIO_BSRR_BS_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_4",
+ "location": {
+ "column": "9",
+ "line": "8778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756864@macro@GPIO_BSRR_BS_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_5",
+ "location": {
+ "column": "9",
+ "line": "8779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756920@macro@GPIO_BSRR_BS_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_6",
+ "location": {
+ "column": "9",
+ "line": "8780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@756976@macro@GPIO_BSRR_BS_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_7",
+ "location": {
+ "column": "9",
+ "line": "8781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757032@macro@GPIO_BSRR_BS_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_8",
+ "location": {
+ "column": "9",
+ "line": "8782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757088@macro@GPIO_BSRR_BS_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_9",
+ "location": {
+ "column": "9",
+ "line": "8783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757144@macro@GPIO_BSRR_BS_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_10",
+ "location": {
+ "column": "9",
+ "line": "8784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757201@macro@GPIO_BSRR_BS_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_11",
+ "location": {
+ "column": "9",
+ "line": "8785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757258@macro@GPIO_BSRR_BS_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_12",
+ "location": {
+ "column": "9",
+ "line": "8786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757315@macro@GPIO_BSRR_BS_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_13",
+ "location": {
+ "column": "9",
+ "line": "8787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757372@macro@GPIO_BSRR_BS_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_14",
+ "location": {
+ "column": "9",
+ "line": "8788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757429@macro@GPIO_BSRR_BS_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BS_15",
+ "location": {
+ "column": "9",
+ "line": "8789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BS_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757486@macro@GPIO_BSRR_BR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_0",
+ "location": {
+ "column": "9",
+ "line": "8790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757542@macro@GPIO_BSRR_BR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_1",
+ "location": {
+ "column": "9",
+ "line": "8791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757598@macro@GPIO_BSRR_BR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_2",
+ "location": {
+ "column": "9",
+ "line": "8792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757654@macro@GPIO_BSRR_BR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_3",
+ "location": {
+ "column": "9",
+ "line": "8793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757710@macro@GPIO_BSRR_BR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_4",
+ "location": {
+ "column": "9",
+ "line": "8794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757766@macro@GPIO_BSRR_BR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_5",
+ "location": {
+ "column": "9",
+ "line": "8795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757822@macro@GPIO_BSRR_BR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_6",
+ "location": {
+ "column": "9",
+ "line": "8796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757878@macro@GPIO_BSRR_BR_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_7",
+ "location": {
+ "column": "9",
+ "line": "8797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757934@macro@GPIO_BSRR_BR_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_8",
+ "location": {
+ "column": "9",
+ "line": "8798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@757990@macro@GPIO_BSRR_BR_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_9",
+ "location": {
+ "column": "9",
+ "line": "8799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758046@macro@GPIO_BSRR_BR_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_10",
+ "location": {
+ "column": "9",
+ "line": "8800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758103@macro@GPIO_BSRR_BR_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_11",
+ "location": {
+ "column": "9",
+ "line": "8801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758160@macro@GPIO_BSRR_BR_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_12",
+ "location": {
+ "column": "9",
+ "line": "8802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758217@macro@GPIO_BSRR_BR_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_13",
+ "location": {
+ "column": "9",
+ "line": "8803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758274@macro@GPIO_BSRR_BR_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_14",
+ "location": {
+ "column": "9",
+ "line": "8804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758331@macro@GPIO_BSRR_BR_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BSRR_BR_15",
+ "location": {
+ "column": "9",
+ "line": "8805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BSRR_BR_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758388@macro@GPIO_BRR_BR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR0",
+ "location": {
+ "column": "9",
+ "line": "8806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758444@macro@GPIO_BRR_BR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758504@macro@GPIO_BRR_BR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758564@macro@GPIO_BRR_BR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR1",
+ "location": {
+ "column": "9",
+ "line": "8809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758620@macro@GPIO_BRR_BR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758680@macro@GPIO_BRR_BR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758740@macro@GPIO_BRR_BR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR2",
+ "location": {
+ "column": "9",
+ "line": "8812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758796@macro@GPIO_BRR_BR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758856@macro@GPIO_BRR_BR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758916@macro@GPIO_BRR_BR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR3",
+ "location": {
+ "column": "9",
+ "line": "8815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@758972@macro@GPIO_BRR_BR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759032@macro@GPIO_BRR_BR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759092@macro@GPIO_BRR_BR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR4",
+ "location": {
+ "column": "9",
+ "line": "8818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759148@macro@GPIO_BRR_BR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759208@macro@GPIO_BRR_BR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759268@macro@GPIO_BRR_BR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR5",
+ "location": {
+ "column": "9",
+ "line": "8821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759324@macro@GPIO_BRR_BR5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759384@macro@GPIO_BRR_BR5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759444@macro@GPIO_BRR_BR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR6",
+ "location": {
+ "column": "9",
+ "line": "8824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759500@macro@GPIO_BRR_BR6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759560@macro@GPIO_BRR_BR6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759620@macro@GPIO_BRR_BR7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR7",
+ "location": {
+ "column": "9",
+ "line": "8827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759676@macro@GPIO_BRR_BR7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759736@macro@GPIO_BRR_BR7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759796@macro@GPIO_BRR_BR8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR8",
+ "location": {
+ "column": "9",
+ "line": "8830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759852@macro@GPIO_BRR_BR8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759912@macro@GPIO_BRR_BR8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@759972@macro@GPIO_BRR_BR9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR9",
+ "location": {
+ "column": "9",
+ "line": "8833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760028@macro@GPIO_BRR_BR9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760088@macro@GPIO_BRR_BR9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760148@macro@GPIO_BRR_BR10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR10",
+ "location": {
+ "column": "9",
+ "line": "8836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760205@macro@GPIO_BRR_BR10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760266@macro@GPIO_BRR_BR10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760327@macro@GPIO_BRR_BR11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR11",
+ "location": {
+ "column": "9",
+ "line": "8839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760384@macro@GPIO_BRR_BR11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760445@macro@GPIO_BRR_BR11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760506@macro@GPIO_BRR_BR12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR12",
+ "location": {
+ "column": "9",
+ "line": "8842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760563@macro@GPIO_BRR_BR12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760624@macro@GPIO_BRR_BR12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760685@macro@GPIO_BRR_BR13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR13",
+ "location": {
+ "column": "9",
+ "line": "8845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760742@macro@GPIO_BRR_BR13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760803@macro@GPIO_BRR_BR13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760864@macro@GPIO_BRR_BR14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR14",
+ "location": {
+ "column": "9",
+ "line": "8848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760921@macro@GPIO_BRR_BR14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@760982@macro@GPIO_BRR_BR14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761043@macro@GPIO_BRR_BR15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR15",
+ "location": {
+ "column": "9",
+ "line": "8851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761100@macro@GPIO_BRR_BR15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761161@macro@GPIO_BRR_BR15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_BRR_BR15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_BRR_BR15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761305@macro@GPIO_LCKR_LCK0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761386@macro@GPIO_LCKR_LCK0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761486@macro@GPIO_LCKR_LCK0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK0",
+ "location": {
+ "column": "9",
+ "line": "8857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761567@macro@GPIO_LCKR_LCK1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761648@macro@GPIO_LCKR_LCK1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761748@macro@GPIO_LCKR_LCK1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK1",
+ "location": {
+ "column": "9",
+ "line": "8860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761829@macro@GPIO_LCKR_LCK2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@761910@macro@GPIO_LCKR_LCK2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762010@macro@GPIO_LCKR_LCK2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK2",
+ "location": {
+ "column": "9",
+ "line": "8863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762091@macro@GPIO_LCKR_LCK3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762172@macro@GPIO_LCKR_LCK3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762272@macro@GPIO_LCKR_LCK3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK3",
+ "location": {
+ "column": "9",
+ "line": "8866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762353@macro@GPIO_LCKR_LCK4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762434@macro@GPIO_LCKR_LCK4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762534@macro@GPIO_LCKR_LCK4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK4",
+ "location": {
+ "column": "9",
+ "line": "8869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762615@macro@GPIO_LCKR_LCK5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762696@macro@GPIO_LCKR_LCK5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762796@macro@GPIO_LCKR_LCK5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK5",
+ "location": {
+ "column": "9",
+ "line": "8872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762877@macro@GPIO_LCKR_LCK6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@762958@macro@GPIO_LCKR_LCK6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763058@macro@GPIO_LCKR_LCK6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK6",
+ "location": {
+ "column": "9",
+ "line": "8875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763139@macro@GPIO_LCKR_LCK7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763220@macro@GPIO_LCKR_LCK7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763320@macro@GPIO_LCKR_LCK7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK7",
+ "location": {
+ "column": "9",
+ "line": "8878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763401@macro@GPIO_LCKR_LCK8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK8_Pos",
+ "location": {
+ "column": "9",
+ "line": "8879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763482@macro@GPIO_LCKR_LCK8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK8_Msk",
+ "location": {
+ "column": "9",
+ "line": "8880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763582@macro@GPIO_LCKR_LCK8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK8",
+ "location": {
+ "column": "9",
+ "line": "8881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763663@macro@GPIO_LCKR_LCK9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK9_Pos",
+ "location": {
+ "column": "9",
+ "line": "8882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763744@macro@GPIO_LCKR_LCK9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK9_Msk",
+ "location": {
+ "column": "9",
+ "line": "8883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763844@macro@GPIO_LCKR_LCK9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK9",
+ "location": {
+ "column": "9",
+ "line": "8884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@763925@macro@GPIO_LCKR_LCK10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK10_Pos",
+ "location": {
+ "column": "9",
+ "line": "8885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764006@macro@GPIO_LCKR_LCK10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK10_Msk",
+ "location": {
+ "column": "9",
+ "line": "8886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764106@macro@GPIO_LCKR_LCK10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK10",
+ "location": {
+ "column": "9",
+ "line": "8887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764187@macro@GPIO_LCKR_LCK11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK11_Pos",
+ "location": {
+ "column": "9",
+ "line": "8888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764268@macro@GPIO_LCKR_LCK11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK11_Msk",
+ "location": {
+ "column": "9",
+ "line": "8889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764368@macro@GPIO_LCKR_LCK11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK11",
+ "location": {
+ "column": "9",
+ "line": "8890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764449@macro@GPIO_LCKR_LCK12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK12_Pos",
+ "location": {
+ "column": "9",
+ "line": "8891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764530@macro@GPIO_LCKR_LCK12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK12_Msk",
+ "location": {
+ "column": "9",
+ "line": "8892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764630@macro@GPIO_LCKR_LCK12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK12",
+ "location": {
+ "column": "9",
+ "line": "8893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764711@macro@GPIO_LCKR_LCK13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK13_Pos",
+ "location": {
+ "column": "9",
+ "line": "8894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764792@macro@GPIO_LCKR_LCK13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK13_Msk",
+ "location": {
+ "column": "9",
+ "line": "8895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764892@macro@GPIO_LCKR_LCK13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK13",
+ "location": {
+ "column": "9",
+ "line": "8896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@764973@macro@GPIO_LCKR_LCK14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK14_Pos",
+ "location": {
+ "column": "9",
+ "line": "8897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765054@macro@GPIO_LCKR_LCK14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK14_Msk",
+ "location": {
+ "column": "9",
+ "line": "8898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765154@macro@GPIO_LCKR_LCK14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK14",
+ "location": {
+ "column": "9",
+ "line": "8899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765235@macro@GPIO_LCKR_LCK15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK15_Pos",
+ "location": {
+ "column": "9",
+ "line": "8900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765316@macro@GPIO_LCKR_LCK15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK15_Msk",
+ "location": {
+ "column": "9",
+ "line": "8901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765416@macro@GPIO_LCKR_LCK15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCK15",
+ "location": {
+ "column": "9",
+ "line": "8902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCK15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765497@macro@GPIO_LCKR_LCKK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCKK_Pos",
+ "location": {
+ "column": "9",
+ "line": "8903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCKK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765578@macro@GPIO_LCKR_LCKK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCKK_Msk",
+ "location": {
+ "column": "9",
+ "line": "8904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCKK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765678@macro@GPIO_LCKR_LCKK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_LCKR_LCKK",
+ "location": {
+ "column": "9",
+ "line": "8905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_LCKR_LCKK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765841@macro@GPIO_AFRL_AFSEL0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_Pos",
+ "location": {
+ "column": "9",
+ "line": "8907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@765922@macro@GPIO_AFRL_AFSEL0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_Msk",
+ "location": {
+ "column": "9",
+ "line": "8908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766022@macro@GPIO_AFRL_AFSEL0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0",
+ "location": {
+ "column": "9",
+ "line": "8909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766103@macro@GPIO_AFRL_AFSEL0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_0",
+ "location": {
+ "column": "9",
+ "line": "8910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766203@macro@GPIO_AFRL_AFSEL0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_1",
+ "location": {
+ "column": "9",
+ "line": "8911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766303@macro@GPIO_AFRL_AFSEL0_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_2",
+ "location": {
+ "column": "9",
+ "line": "8912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766403@macro@GPIO_AFRL_AFSEL0_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL0_3",
+ "location": {
+ "column": "9",
+ "line": "8913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL0_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766503@macro@GPIO_AFRL_AFSEL1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_Pos",
+ "location": {
+ "column": "9",
+ "line": "8914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766584@macro@GPIO_AFRL_AFSEL1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_Msk",
+ "location": {
+ "column": "9",
+ "line": "8915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766684@macro@GPIO_AFRL_AFSEL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1",
+ "location": {
+ "column": "9",
+ "line": "8916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766765@macro@GPIO_AFRL_AFSEL1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_0",
+ "location": {
+ "column": "9",
+ "line": "8917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766865@macro@GPIO_AFRL_AFSEL1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_1",
+ "location": {
+ "column": "9",
+ "line": "8918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@766965@macro@GPIO_AFRL_AFSEL1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_2",
+ "location": {
+ "column": "9",
+ "line": "8919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767065@macro@GPIO_AFRL_AFSEL1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL1_3",
+ "location": {
+ "column": "9",
+ "line": "8920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767165@macro@GPIO_AFRL_AFSEL2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_Pos",
+ "location": {
+ "column": "9",
+ "line": "8921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767246@macro@GPIO_AFRL_AFSEL2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_Msk",
+ "location": {
+ "column": "9",
+ "line": "8922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767346@macro@GPIO_AFRL_AFSEL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2",
+ "location": {
+ "column": "9",
+ "line": "8923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767427@macro@GPIO_AFRL_AFSEL2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_0",
+ "location": {
+ "column": "9",
+ "line": "8924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767527@macro@GPIO_AFRL_AFSEL2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_1",
+ "location": {
+ "column": "9",
+ "line": "8925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767627@macro@GPIO_AFRL_AFSEL2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_2",
+ "location": {
+ "column": "9",
+ "line": "8926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767727@macro@GPIO_AFRL_AFSEL2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL2_3",
+ "location": {
+ "column": "9",
+ "line": "8927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767827@macro@GPIO_AFRL_AFSEL3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_Pos",
+ "location": {
+ "column": "9",
+ "line": "8928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@767908@macro@GPIO_AFRL_AFSEL3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_Msk",
+ "location": {
+ "column": "9",
+ "line": "8929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768008@macro@GPIO_AFRL_AFSEL3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3",
+ "location": {
+ "column": "9",
+ "line": "8930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768089@macro@GPIO_AFRL_AFSEL3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_0",
+ "location": {
+ "column": "9",
+ "line": "8931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768189@macro@GPIO_AFRL_AFSEL3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_1",
+ "location": {
+ "column": "9",
+ "line": "8932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768289@macro@GPIO_AFRL_AFSEL3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_2",
+ "location": {
+ "column": "9",
+ "line": "8933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768389@macro@GPIO_AFRL_AFSEL3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL3_3",
+ "location": {
+ "column": "9",
+ "line": "8934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768489@macro@GPIO_AFRL_AFSEL4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_Pos",
+ "location": {
+ "column": "9",
+ "line": "8935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768570@macro@GPIO_AFRL_AFSEL4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_Msk",
+ "location": {
+ "column": "9",
+ "line": "8936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768670@macro@GPIO_AFRL_AFSEL4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4",
+ "location": {
+ "column": "9",
+ "line": "8937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768751@macro@GPIO_AFRL_AFSEL4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_0",
+ "location": {
+ "column": "9",
+ "line": "8938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768851@macro@GPIO_AFRL_AFSEL4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_1",
+ "location": {
+ "column": "9",
+ "line": "8939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@768951@macro@GPIO_AFRL_AFSEL4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_2",
+ "location": {
+ "column": "9",
+ "line": "8940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769051@macro@GPIO_AFRL_AFSEL4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL4_3",
+ "location": {
+ "column": "9",
+ "line": "8941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769151@macro@GPIO_AFRL_AFSEL5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_Pos",
+ "location": {
+ "column": "9",
+ "line": "8942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769232@macro@GPIO_AFRL_AFSEL5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_Msk",
+ "location": {
+ "column": "9",
+ "line": "8943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769332@macro@GPIO_AFRL_AFSEL5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5",
+ "location": {
+ "column": "9",
+ "line": "8944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769413@macro@GPIO_AFRL_AFSEL5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_0",
+ "location": {
+ "column": "9",
+ "line": "8945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769513@macro@GPIO_AFRL_AFSEL5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_1",
+ "location": {
+ "column": "9",
+ "line": "8946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769613@macro@GPIO_AFRL_AFSEL5_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_2",
+ "location": {
+ "column": "9",
+ "line": "8947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769713@macro@GPIO_AFRL_AFSEL5_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL5_3",
+ "location": {
+ "column": "9",
+ "line": "8948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL5_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769813@macro@GPIO_AFRL_AFSEL6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_Pos",
+ "location": {
+ "column": "9",
+ "line": "8949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769894@macro@GPIO_AFRL_AFSEL6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_Msk",
+ "location": {
+ "column": "9",
+ "line": "8950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@769994@macro@GPIO_AFRL_AFSEL6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6",
+ "location": {
+ "column": "9",
+ "line": "8951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770075@macro@GPIO_AFRL_AFSEL6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_0",
+ "location": {
+ "column": "9",
+ "line": "8952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770175@macro@GPIO_AFRL_AFSEL6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_1",
+ "location": {
+ "column": "9",
+ "line": "8953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770275@macro@GPIO_AFRL_AFSEL6_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_2",
+ "location": {
+ "column": "9",
+ "line": "8954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770375@macro@GPIO_AFRL_AFSEL6_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL6_3",
+ "location": {
+ "column": "9",
+ "line": "8955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL6_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770475@macro@GPIO_AFRL_AFSEL7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_Pos",
+ "location": {
+ "column": "9",
+ "line": "8956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770556@macro@GPIO_AFRL_AFSEL7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_Msk",
+ "location": {
+ "column": "9",
+ "line": "8957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770656@macro@GPIO_AFRL_AFSEL7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7",
+ "location": {
+ "column": "9",
+ "line": "8958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770737@macro@GPIO_AFRL_AFSEL7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_0",
+ "location": {
+ "column": "9",
+ "line": "8959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770837@macro@GPIO_AFRL_AFSEL7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_1",
+ "location": {
+ "column": "9",
+ "line": "8960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@770937@macro@GPIO_AFRL_AFSEL7_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_2",
+ "location": {
+ "column": "9",
+ "line": "8961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771037@macro@GPIO_AFRL_AFSEL7_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFSEL7_3",
+ "location": {
+ "column": "9",
+ "line": "8962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFSEL7_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771161@macro@GPIO_AFRL_AFRL0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL0",
+ "location": {
+ "column": "9",
+ "line": "8965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771220@macro@GPIO_AFRL_AFRL0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL0_0",
+ "location": {
+ "column": "9",
+ "line": "8966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771281@macro@GPIO_AFRL_AFRL0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL0_1",
+ "location": {
+ "column": "9",
+ "line": "8967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771342@macro@GPIO_AFRL_AFRL0_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL0_2",
+ "location": {
+ "column": "9",
+ "line": "8968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL0_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771403@macro@GPIO_AFRL_AFRL0_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL0_3",
+ "location": {
+ "column": "9",
+ "line": "8969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL0_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771464@macro@GPIO_AFRL_AFRL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL1",
+ "location": {
+ "column": "9",
+ "line": "8970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771523@macro@GPIO_AFRL_AFRL1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL1_0",
+ "location": {
+ "column": "9",
+ "line": "8971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771584@macro@GPIO_AFRL_AFRL1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL1_1",
+ "location": {
+ "column": "9",
+ "line": "8972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771645@macro@GPIO_AFRL_AFRL1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL1_2",
+ "location": {
+ "column": "9",
+ "line": "8973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771706@macro@GPIO_AFRL_AFRL1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL1_3",
+ "location": {
+ "column": "9",
+ "line": "8974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771767@macro@GPIO_AFRL_AFRL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL2",
+ "location": {
+ "column": "9",
+ "line": "8975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771826@macro@GPIO_AFRL_AFRL2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL2_0",
+ "location": {
+ "column": "9",
+ "line": "8976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771887@macro@GPIO_AFRL_AFRL2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL2_1",
+ "location": {
+ "column": "9",
+ "line": "8977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@771948@macro@GPIO_AFRL_AFRL2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL2_2",
+ "location": {
+ "column": "9",
+ "line": "8978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772009@macro@GPIO_AFRL_AFRL2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL2_3",
+ "location": {
+ "column": "9",
+ "line": "8979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772070@macro@GPIO_AFRL_AFRL3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL3",
+ "location": {
+ "column": "9",
+ "line": "8980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772129@macro@GPIO_AFRL_AFRL3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL3_0",
+ "location": {
+ "column": "9",
+ "line": "8981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772190@macro@GPIO_AFRL_AFRL3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL3_1",
+ "location": {
+ "column": "9",
+ "line": "8982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772251@macro@GPIO_AFRL_AFRL3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL3_2",
+ "location": {
+ "column": "9",
+ "line": "8983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772312@macro@GPIO_AFRL_AFRL3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL3_3",
+ "location": {
+ "column": "9",
+ "line": "8984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772373@macro@GPIO_AFRL_AFRL4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL4",
+ "location": {
+ "column": "9",
+ "line": "8985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772432@macro@GPIO_AFRL_AFRL4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL4_0",
+ "location": {
+ "column": "9",
+ "line": "8986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772493@macro@GPIO_AFRL_AFRL4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL4_1",
+ "location": {
+ "column": "9",
+ "line": "8987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772554@macro@GPIO_AFRL_AFRL4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL4_2",
+ "location": {
+ "column": "9",
+ "line": "8988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772615@macro@GPIO_AFRL_AFRL4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL4_3",
+ "location": {
+ "column": "9",
+ "line": "8989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772676@macro@GPIO_AFRL_AFRL5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL5",
+ "location": {
+ "column": "9",
+ "line": "8990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772735@macro@GPIO_AFRL_AFRL5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL5_0",
+ "location": {
+ "column": "9",
+ "line": "8991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772796@macro@GPIO_AFRL_AFRL5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL5_1",
+ "location": {
+ "column": "9",
+ "line": "8992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772857@macro@GPIO_AFRL_AFRL5_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL5_2",
+ "location": {
+ "column": "9",
+ "line": "8993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL5_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772918@macro@GPIO_AFRL_AFRL5_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL5_3",
+ "location": {
+ "column": "9",
+ "line": "8994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL5_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@772979@macro@GPIO_AFRL_AFRL6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL6",
+ "location": {
+ "column": "9",
+ "line": "8995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773038@macro@GPIO_AFRL_AFRL6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL6_0",
+ "location": {
+ "column": "9",
+ "line": "8996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773099@macro@GPIO_AFRL_AFRL6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL6_1",
+ "location": {
+ "column": "9",
+ "line": "8997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773160@macro@GPIO_AFRL_AFRL6_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL6_2",
+ "location": {
+ "column": "9",
+ "line": "8998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL6_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773221@macro@GPIO_AFRL_AFRL6_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL6_3",
+ "location": {
+ "column": "9",
+ "line": "8999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL6_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773282@macro@GPIO_AFRL_AFRL7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL7",
+ "location": {
+ "column": "9",
+ "line": "9000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773341@macro@GPIO_AFRL_AFRL7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL7_0",
+ "location": {
+ "column": "9",
+ "line": "9001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773402@macro@GPIO_AFRL_AFRL7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL7_1",
+ "location": {
+ "column": "9",
+ "line": "9002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773463@macro@GPIO_AFRL_AFRL7_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL7_2",
+ "location": {
+ "column": "9",
+ "line": "9003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL7_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773524@macro@GPIO_AFRL_AFRL7_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRL_AFRL7_3",
+ "location": {
+ "column": "9",
+ "line": "9004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRL_AFRL7_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773669@macro@GPIO_AFRH_AFSEL8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_Pos",
+ "location": {
+ "column": "9",
+ "line": "9007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773750@macro@GPIO_AFRH_AFSEL8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_Msk",
+ "location": {
+ "column": "9",
+ "line": "9008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773850@macro@GPIO_AFRH_AFSEL8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8",
+ "location": {
+ "column": "9",
+ "line": "9009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@773931@macro@GPIO_AFRH_AFSEL8_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_0",
+ "location": {
+ "column": "9",
+ "line": "9010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774031@macro@GPIO_AFRH_AFSEL8_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_1",
+ "location": {
+ "column": "9",
+ "line": "9011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774131@macro@GPIO_AFRH_AFSEL8_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_2",
+ "location": {
+ "column": "9",
+ "line": "9012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774231@macro@GPIO_AFRH_AFSEL8_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL8_3",
+ "location": {
+ "column": "9",
+ "line": "9013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL8_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774331@macro@GPIO_AFRH_AFSEL9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_Pos",
+ "location": {
+ "column": "9",
+ "line": "9014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774412@macro@GPIO_AFRH_AFSEL9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_Msk",
+ "location": {
+ "column": "9",
+ "line": "9015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774512@macro@GPIO_AFRH_AFSEL9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9",
+ "location": {
+ "column": "9",
+ "line": "9016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774593@macro@GPIO_AFRH_AFSEL9_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_0",
+ "location": {
+ "column": "9",
+ "line": "9017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774693@macro@GPIO_AFRH_AFSEL9_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_1",
+ "location": {
+ "column": "9",
+ "line": "9018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774793@macro@GPIO_AFRH_AFSEL9_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_2",
+ "location": {
+ "column": "9",
+ "line": "9019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774893@macro@GPIO_AFRH_AFSEL9_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL9_3",
+ "location": {
+ "column": "9",
+ "line": "9020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL9_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@774993@macro@GPIO_AFRH_AFSEL10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_Pos",
+ "location": {
+ "column": "9",
+ "line": "9021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775074@macro@GPIO_AFRH_AFSEL10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_Msk",
+ "location": {
+ "column": "9",
+ "line": "9022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775174@macro@GPIO_AFRH_AFSEL10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10",
+ "location": {
+ "column": "9",
+ "line": "9023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775255@macro@GPIO_AFRH_AFSEL10_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_0",
+ "location": {
+ "column": "9",
+ "line": "9024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775355@macro@GPIO_AFRH_AFSEL10_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_1",
+ "location": {
+ "column": "9",
+ "line": "9025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775455@macro@GPIO_AFRH_AFSEL10_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_2",
+ "location": {
+ "column": "9",
+ "line": "9026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775555@macro@GPIO_AFRH_AFSEL10_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL10_3",
+ "location": {
+ "column": "9",
+ "line": "9027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL10_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775655@macro@GPIO_AFRH_AFSEL11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_Pos",
+ "location": {
+ "column": "9",
+ "line": "9028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775736@macro@GPIO_AFRH_AFSEL11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_Msk",
+ "location": {
+ "column": "9",
+ "line": "9029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775836@macro@GPIO_AFRH_AFSEL11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11",
+ "location": {
+ "column": "9",
+ "line": "9030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@775917@macro@GPIO_AFRH_AFSEL11_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_0",
+ "location": {
+ "column": "9",
+ "line": "9031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776017@macro@GPIO_AFRH_AFSEL11_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_1",
+ "location": {
+ "column": "9",
+ "line": "9032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776117@macro@GPIO_AFRH_AFSEL11_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_2",
+ "location": {
+ "column": "9",
+ "line": "9033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776217@macro@GPIO_AFRH_AFSEL11_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL11_3",
+ "location": {
+ "column": "9",
+ "line": "9034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL11_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776317@macro@GPIO_AFRH_AFSEL12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_Pos",
+ "location": {
+ "column": "9",
+ "line": "9035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776398@macro@GPIO_AFRH_AFSEL12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_Msk",
+ "location": {
+ "column": "9",
+ "line": "9036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776498@macro@GPIO_AFRH_AFSEL12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12",
+ "location": {
+ "column": "9",
+ "line": "9037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776579@macro@GPIO_AFRH_AFSEL12_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_0",
+ "location": {
+ "column": "9",
+ "line": "9038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776679@macro@GPIO_AFRH_AFSEL12_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_1",
+ "location": {
+ "column": "9",
+ "line": "9039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776779@macro@GPIO_AFRH_AFSEL12_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_2",
+ "location": {
+ "column": "9",
+ "line": "9040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776879@macro@GPIO_AFRH_AFSEL12_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL12_3",
+ "location": {
+ "column": "9",
+ "line": "9041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL12_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@776979@macro@GPIO_AFRH_AFSEL13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_Pos",
+ "location": {
+ "column": "9",
+ "line": "9042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777060@macro@GPIO_AFRH_AFSEL13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_Msk",
+ "location": {
+ "column": "9",
+ "line": "9043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777160@macro@GPIO_AFRH_AFSEL13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13",
+ "location": {
+ "column": "9",
+ "line": "9044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777241@macro@GPIO_AFRH_AFSEL13_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_0",
+ "location": {
+ "column": "9",
+ "line": "9045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777341@macro@GPIO_AFRH_AFSEL13_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_1",
+ "location": {
+ "column": "9",
+ "line": "9046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777441@macro@GPIO_AFRH_AFSEL13_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_2",
+ "location": {
+ "column": "9",
+ "line": "9047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777541@macro@GPIO_AFRH_AFSEL13_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL13_3",
+ "location": {
+ "column": "9",
+ "line": "9048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL13_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777641@macro@GPIO_AFRH_AFSEL14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_Pos",
+ "location": {
+ "column": "9",
+ "line": "9049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777722@macro@GPIO_AFRH_AFSEL14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_Msk",
+ "location": {
+ "column": "9",
+ "line": "9050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777822@macro@GPIO_AFRH_AFSEL14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14",
+ "location": {
+ "column": "9",
+ "line": "9051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@777903@macro@GPIO_AFRH_AFSEL14_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_0",
+ "location": {
+ "column": "9",
+ "line": "9052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778003@macro@GPIO_AFRH_AFSEL14_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_1",
+ "location": {
+ "column": "9",
+ "line": "9053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778103@macro@GPIO_AFRH_AFSEL14_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_2",
+ "location": {
+ "column": "9",
+ "line": "9054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778203@macro@GPIO_AFRH_AFSEL14_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL14_3",
+ "location": {
+ "column": "9",
+ "line": "9055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL14_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778303@macro@GPIO_AFRH_AFSEL15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_Pos",
+ "location": {
+ "column": "9",
+ "line": "9056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778384@macro@GPIO_AFRH_AFSEL15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_Msk",
+ "location": {
+ "column": "9",
+ "line": "9057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778484@macro@GPIO_AFRH_AFSEL15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15",
+ "location": {
+ "column": "9",
+ "line": "9058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778565@macro@GPIO_AFRH_AFSEL15_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_0",
+ "location": {
+ "column": "9",
+ "line": "9059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778665@macro@GPIO_AFRH_AFSEL15_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_1",
+ "location": {
+ "column": "9",
+ "line": "9060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778765@macro@GPIO_AFRH_AFSEL15_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_2",
+ "location": {
+ "column": "9",
+ "line": "9061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778865@macro@GPIO_AFRH_AFSEL15_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFSEL15_3",
+ "location": {
+ "column": "9",
+ "line": "9062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFSEL15_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@778989@macro@GPIO_AFRH_AFRH0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH0",
+ "location": {
+ "column": "9",
+ "line": "9065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779048@macro@GPIO_AFRH_AFRH0_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH0_0",
+ "location": {
+ "column": "9",
+ "line": "9066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH0_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779109@macro@GPIO_AFRH_AFRH0_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH0_1",
+ "location": {
+ "column": "9",
+ "line": "9067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH0_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779170@macro@GPIO_AFRH_AFRH0_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH0_2",
+ "location": {
+ "column": "9",
+ "line": "9068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH0_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779231@macro@GPIO_AFRH_AFRH0_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH0_3",
+ "location": {
+ "column": "9",
+ "line": "9069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH0_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779292@macro@GPIO_AFRH_AFRH1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH1",
+ "location": {
+ "column": "9",
+ "line": "9070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779351@macro@GPIO_AFRH_AFRH1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH1_0",
+ "location": {
+ "column": "9",
+ "line": "9071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779412@macro@GPIO_AFRH_AFRH1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH1_1",
+ "location": {
+ "column": "9",
+ "line": "9072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779473@macro@GPIO_AFRH_AFRH1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH1_2",
+ "location": {
+ "column": "9",
+ "line": "9073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779534@macro@GPIO_AFRH_AFRH1_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH1_3",
+ "location": {
+ "column": "9",
+ "line": "9074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH1_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779595@macro@GPIO_AFRH_AFRH2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH2",
+ "location": {
+ "column": "9",
+ "line": "9075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779655@macro@GPIO_AFRH_AFRH2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH2_0",
+ "location": {
+ "column": "9",
+ "line": "9076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779717@macro@GPIO_AFRH_AFRH2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH2_1",
+ "location": {
+ "column": "9",
+ "line": "9077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779779@macro@GPIO_AFRH_AFRH2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH2_2",
+ "location": {
+ "column": "9",
+ "line": "9078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779841@macro@GPIO_AFRH_AFRH2_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH2_3",
+ "location": {
+ "column": "9",
+ "line": "9079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH2_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779903@macro@GPIO_AFRH_AFRH3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH3",
+ "location": {
+ "column": "9",
+ "line": "9080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@779963@macro@GPIO_AFRH_AFRH3_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH3_0",
+ "location": {
+ "column": "9",
+ "line": "9081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH3_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780025@macro@GPIO_AFRH_AFRH3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH3_1",
+ "location": {
+ "column": "9",
+ "line": "9082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780087@macro@GPIO_AFRH_AFRH3_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH3_2",
+ "location": {
+ "column": "9",
+ "line": "9083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH3_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780149@macro@GPIO_AFRH_AFRH3_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH3_3",
+ "location": {
+ "column": "9",
+ "line": "9084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH3_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780211@macro@GPIO_AFRH_AFRH4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH4",
+ "location": {
+ "column": "9",
+ "line": "9085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780271@macro@GPIO_AFRH_AFRH4_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH4_0",
+ "location": {
+ "column": "9",
+ "line": "9086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH4_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780333@macro@GPIO_AFRH_AFRH4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH4_1",
+ "location": {
+ "column": "9",
+ "line": "9087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780395@macro@GPIO_AFRH_AFRH4_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH4_2",
+ "location": {
+ "column": "9",
+ "line": "9088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH4_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780457@macro@GPIO_AFRH_AFRH4_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH4_3",
+ "location": {
+ "column": "9",
+ "line": "9089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH4_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780519@macro@GPIO_AFRH_AFRH5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH5",
+ "location": {
+ "column": "9",
+ "line": "9090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780579@macro@GPIO_AFRH_AFRH5_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH5_0",
+ "location": {
+ "column": "9",
+ "line": "9091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH5_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780641@macro@GPIO_AFRH_AFRH5_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH5_1",
+ "location": {
+ "column": "9",
+ "line": "9092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH5_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780703@macro@GPIO_AFRH_AFRH5_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH5_2",
+ "location": {
+ "column": "9",
+ "line": "9093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH5_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780765@macro@GPIO_AFRH_AFRH5_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH5_3",
+ "location": {
+ "column": "9",
+ "line": "9094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH5_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780827@macro@GPIO_AFRH_AFRH6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH6",
+ "location": {
+ "column": "9",
+ "line": "9095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780887@macro@GPIO_AFRH_AFRH6_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH6_0",
+ "location": {
+ "column": "9",
+ "line": "9096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH6_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@780949@macro@GPIO_AFRH_AFRH6_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH6_1",
+ "location": {
+ "column": "9",
+ "line": "9097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH6_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781011@macro@GPIO_AFRH_AFRH6_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH6_2",
+ "location": {
+ "column": "9",
+ "line": "9098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH6_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781073@macro@GPIO_AFRH_AFRH6_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH6_3",
+ "location": {
+ "column": "9",
+ "line": "9099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH6_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781135@macro@GPIO_AFRH_AFRH7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH7",
+ "location": {
+ "column": "9",
+ "line": "9100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781195@macro@GPIO_AFRH_AFRH7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH7_0",
+ "location": {
+ "column": "9",
+ "line": "9101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781257@macro@GPIO_AFRH_AFRH7_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH7_1",
+ "location": {
+ "column": "9",
+ "line": "9102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH7_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781319@macro@GPIO_AFRH_AFRH7_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH7_2",
+ "location": {
+ "column": "9",
+ "line": "9103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH7_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781381@macro@GPIO_AFRH_AFRH7_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AFRH_AFRH7_3",
+ "location": {
+ "column": "9",
+ "line": "9104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "GPIO_AFRH_AFRH7_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@781939@macro@I2C_CR1_PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782020@macro@I2C_CR1_PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782120@macro@I2C_CR1_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PE",
+ "location": {
+ "column": "9",
+ "line": "9115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782253@macro@I2C_CR1_SMBUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782334@macro@I2C_CR1_SMBUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782434@macro@I2C_CR1_SMBUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBUS",
+ "location": {
+ "column": "9",
+ "line": "9118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782567@macro@I2C_CR1_SMBTYPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBTYPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBTYPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782648@macro@I2C_CR1_SMBTYPE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBTYPE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBTYPE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782748@macro@I2C_CR1_SMBTYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SMBTYPE",
+ "location": {
+ "column": "9",
+ "line": "9121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SMBTYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782881@macro@I2C_CR1_ENARP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENARP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENARP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@782962@macro@I2C_CR1_ENARP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENARP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENARP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783062@macro@I2C_CR1_ENARP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENARP",
+ "location": {
+ "column": "9",
+ "line": "9124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENARP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783195@macro@I2C_CR1_ENPEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENPEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENPEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783276@macro@I2C_CR1_ENPEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENPEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENPEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783376@macro@I2C_CR1_ENPEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENPEC",
+ "location": {
+ "column": "9",
+ "line": "9127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENPEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783509@macro@I2C_CR1_ENGC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENGC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENGC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783590@macro@I2C_CR1_ENGC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENGC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENGC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783690@macro@I2C_CR1_ENGC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ENGC",
+ "location": {
+ "column": "9",
+ "line": "9130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ENGC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783823@macro@I2C_CR1_NOSTRETCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_NOSTRETCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "9131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_NOSTRETCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@783904@macro@I2C_CR1_NOSTRETCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_NOSTRETCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "9132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_NOSTRETCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784004@macro@I2C_CR1_NOSTRETCH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_NOSTRETCH",
+ "location": {
+ "column": "9",
+ "line": "9133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_NOSTRETCH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784137@macro@I2C_CR1_START_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_START_Pos",
+ "location": {
+ "column": "9",
+ "line": "9134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_START_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784218@macro@I2C_CR1_START_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_START_Msk",
+ "location": {
+ "column": "9",
+ "line": "9135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_START_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784318@macro@I2C_CR1_START",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_START",
+ "location": {
+ "column": "9",
+ "line": "9136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_START",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784451@macro@I2C_CR1_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784532@macro@I2C_CR1_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784632@macro@I2C_CR1_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_STOP",
+ "location": {
+ "column": "9",
+ "line": "9139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784765@macro@I2C_CR1_ACK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ACK_Pos",
+ "location": {
+ "column": "9",
+ "line": "9140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ACK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784846@macro@I2C_CR1_ACK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ACK_Msk",
+ "location": {
+ "column": "9",
+ "line": "9141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ACK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@784946@macro@I2C_CR1_ACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ACK",
+ "location": {
+ "column": "9",
+ "line": "9142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785079@macro@I2C_CR1_POS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_POS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_POS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785160@macro@I2C_CR1_POS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_POS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_POS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785260@macro@I2C_CR1_POS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_POS",
+ "location": {
+ "column": "9",
+ "line": "9145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_POS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785393@macro@I2C_CR1_PEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785474@macro@I2C_CR1_PEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785574@macro@I2C_CR1_PEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_PEC",
+ "location": {
+ "column": "9",
+ "line": "9148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_PEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785707@macro@I2C_CR1_ALERT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ALERT_Pos",
+ "location": {
+ "column": "9",
+ "line": "9149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ALERT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785788@macro@I2C_CR1_ALERT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ALERT_Msk",
+ "location": {
+ "column": "9",
+ "line": "9150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ALERT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@785888@macro@I2C_CR1_ALERT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_ALERT",
+ "location": {
+ "column": "9",
+ "line": "9151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_ALERT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786021@macro@I2C_CR1_SWRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SWRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SWRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786102@macro@I2C_CR1_SWRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SWRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SWRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786202@macro@I2C_CR1_SWRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR1_SWRST",
+ "location": {
+ "column": "9",
+ "line": "9154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR1_SWRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786419@macro@I2C_CR2_FREQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "9157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786500@macro@I2C_CR2_FREQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "9158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786600@macro@I2C_CR2_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ",
+ "location": {
+ "column": "9",
+ "line": "9159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786733@macro@I2C_CR2_FREQ_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_0",
+ "location": {
+ "column": "9",
+ "line": "9160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786833@macro@I2C_CR2_FREQ_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_1",
+ "location": {
+ "column": "9",
+ "line": "9161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@786933@macro@I2C_CR2_FREQ_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_2",
+ "location": {
+ "column": "9",
+ "line": "9162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787033@macro@I2C_CR2_FREQ_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_3",
+ "location": {
+ "column": "9",
+ "line": "9163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787133@macro@I2C_CR2_FREQ_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_4",
+ "location": {
+ "column": "9",
+ "line": "9164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787233@macro@I2C_CR2_FREQ_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_FREQ_5",
+ "location": {
+ "column": "9",
+ "line": "9165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_FREQ_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787335@macro@I2C_CR2_ITERREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITERREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITERREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787416@macro@I2C_CR2_ITERREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITERREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITERREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787516@macro@I2C_CR2_ITERREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITERREN",
+ "location": {
+ "column": "9",
+ "line": "9169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITERREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787627@macro@I2C_CR2_ITEVTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITEVTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITEVTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787708@macro@I2C_CR2_ITEVTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITEVTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITEVTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787808@macro@I2C_CR2_ITEVTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITEVTEN",
+ "location": {
+ "column": "9",
+ "line": "9172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITEVTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@787919@macro@I2C_CR2_ITBUFEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITBUFEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITBUFEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788000@macro@I2C_CR2_ITBUFEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITBUFEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITBUFEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788100@macro@I2C_CR2_ITBUFEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_ITBUFEN",
+ "location": {
+ "column": "9",
+ "line": "9175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_ITBUFEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788211@macro@I2C_CR2_DMAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_DMAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_DMAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788292@macro@I2C_CR2_DMAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_DMAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_DMAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788392@macro@I2C_CR2_DMAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_DMAEN",
+ "location": {
+ "column": "9",
+ "line": "9178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_DMAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788503@macro@I2C_CR2_LAST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_LAST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_LAST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788584@macro@I2C_CR2_LAST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_LAST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_LAST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788684@macro@I2C_CR2_LAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CR2_LAST",
+ "location": {
+ "column": "9",
+ "line": "9181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CR2_LAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788879@macro@I2C_OAR1_ADD1_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD1_7",
+ "location": {
+ "column": "9",
+ "line": "9184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD1_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@788984@macro@I2C_OAR1_ADD8_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD8_9",
+ "location": {
+ "column": "9",
+ "line": "9185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD8_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789091@macro@I2C_OAR1_ADD0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD0_Pos",
+ "location": {
+ "column": "9",
+ "line": "9187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789172@macro@I2C_OAR1_ADD0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD0_Msk",
+ "location": {
+ "column": "9",
+ "line": "9188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789272@macro@I2C_OAR1_ADD0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD0",
+ "location": {
+ "column": "9",
+ "line": "9189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789365@macro@I2C_OAR1_ADD1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD1_Pos",
+ "location": {
+ "column": "9",
+ "line": "9190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789446@macro@I2C_OAR1_ADD1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD1_Msk",
+ "location": {
+ "column": "9",
+ "line": "9191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789546@macro@I2C_OAR1_ADD1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD1",
+ "location": {
+ "column": "9",
+ "line": "9192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789639@macro@I2C_OAR1_ADD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "9193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789720@macro@I2C_OAR1_ADD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "9194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789820@macro@I2C_OAR1_ADD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD2",
+ "location": {
+ "column": "9",
+ "line": "9195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789913@macro@I2C_OAR1_ADD3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD3_Pos",
+ "location": {
+ "column": "9",
+ "line": "9196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@789994@macro@I2C_OAR1_ADD3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD3_Msk",
+ "location": {
+ "column": "9",
+ "line": "9197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790094@macro@I2C_OAR1_ADD3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD3",
+ "location": {
+ "column": "9",
+ "line": "9198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790187@macro@I2C_OAR1_ADD4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD4_Pos",
+ "location": {
+ "column": "9",
+ "line": "9199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790268@macro@I2C_OAR1_ADD4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD4_Msk",
+ "location": {
+ "column": "9",
+ "line": "9200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790368@macro@I2C_OAR1_ADD4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD4",
+ "location": {
+ "column": "9",
+ "line": "9201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790461@macro@I2C_OAR1_ADD5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD5_Pos",
+ "location": {
+ "column": "9",
+ "line": "9202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790542@macro@I2C_OAR1_ADD5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD5_Msk",
+ "location": {
+ "column": "9",
+ "line": "9203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790642@macro@I2C_OAR1_ADD5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD5",
+ "location": {
+ "column": "9",
+ "line": "9204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790735@macro@I2C_OAR1_ADD6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD6_Pos",
+ "location": {
+ "column": "9",
+ "line": "9205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790816@macro@I2C_OAR1_ADD6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD6_Msk",
+ "location": {
+ "column": "9",
+ "line": "9206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@790916@macro@I2C_OAR1_ADD6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD6",
+ "location": {
+ "column": "9",
+ "line": "9207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791009@macro@I2C_OAR1_ADD7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD7_Pos",
+ "location": {
+ "column": "9",
+ "line": "9208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791090@macro@I2C_OAR1_ADD7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD7_Msk",
+ "location": {
+ "column": "9",
+ "line": "9209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791190@macro@I2C_OAR1_ADD7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD7",
+ "location": {
+ "column": "9",
+ "line": "9210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791283@macro@I2C_OAR1_ADD8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD8_Pos",
+ "location": {
+ "column": "9",
+ "line": "9211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791364@macro@I2C_OAR1_ADD8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD8_Msk",
+ "location": {
+ "column": "9",
+ "line": "9212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791464@macro@I2C_OAR1_ADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD8",
+ "location": {
+ "column": "9",
+ "line": "9213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791557@macro@I2C_OAR1_ADD9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD9_Pos",
+ "location": {
+ "column": "9",
+ "line": "9214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791638@macro@I2C_OAR1_ADD9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD9_Msk",
+ "location": {
+ "column": "9",
+ "line": "9215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791738@macro@I2C_OAR1_ADD9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADD9",
+ "location": {
+ "column": "9",
+ "line": "9216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADD9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791833@macro@I2C_OAR1_ADDMODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADDMODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADDMODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@791914@macro@I2C_OAR1_ADDMODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADDMODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADDMODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792014@macro@I2C_OAR1_ADDMODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR1_ADDMODE",
+ "location": {
+ "column": "9",
+ "line": "9220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR1_ADDMODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792214@macro@I2C_OAR2_ENDUAL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ENDUAL_Pos",
+ "location": {
+ "column": "9",
+ "line": "9223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ENDUAL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792295@macro@I2C_OAR2_ENDUAL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ENDUAL_Msk",
+ "location": {
+ "column": "9",
+ "line": "9224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ENDUAL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792395@macro@I2C_OAR2_ENDUAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ENDUAL",
+ "location": {
+ "column": "9",
+ "line": "9225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ENDUAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792510@macro@I2C_OAR2_ADD2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ADD2_Pos",
+ "location": {
+ "column": "9",
+ "line": "9226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ADD2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792591@macro@I2C_OAR2_ADD2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ADD2_Msk",
+ "location": {
+ "column": "9",
+ "line": "9227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ADD2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792691@macro@I2C_OAR2_ADD2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_OAR2_ADD2",
+ "location": {
+ "column": "9",
+ "line": "9228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_OAR2_ADD2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792890@macro@I2C_DR_DR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_DR_DR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_DR_DR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@792971@macro@I2C_DR_DR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_DR_DR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_DR_DR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793071@macro@I2C_DR_DR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_DR_DR",
+ "location": {
+ "column": "9",
+ "line": "9233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_DR_DR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793270@macro@I2C_SR1_SB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SB_Pos",
+ "location": {
+ "column": "9",
+ "line": "9236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793351@macro@I2C_SR1_SB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SB_Msk",
+ "location": {
+ "column": "9",
+ "line": "9237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793451@macro@I2C_SR1_SB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SB",
+ "location": {
+ "column": "9",
+ "line": "9238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793586@macro@I2C_SR1_ADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793667@macro@I2C_SR1_ADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793767@macro@I2C_SR1_ADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADDR",
+ "location": {
+ "column": "9",
+ "line": "9241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793902@macro@I2C_SR1_BTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@793983@macro@I2C_SR1_BTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794083@macro@I2C_SR1_BTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BTF",
+ "location": {
+ "column": "9",
+ "line": "9244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794218@macro@I2C_SR1_ADD10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADD10_Pos",
+ "location": {
+ "column": "9",
+ "line": "9245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADD10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794299@macro@I2C_SR1_ADD10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADD10_Msk",
+ "location": {
+ "column": "9",
+ "line": "9246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADD10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794399@macro@I2C_SR1_ADD10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ADD10",
+ "location": {
+ "column": "9",
+ "line": "9247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ADD10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794534@macro@I2C_SR1_STOPF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_STOPF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_STOPF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794615@macro@I2C_SR1_STOPF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_STOPF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_STOPF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794715@macro@I2C_SR1_STOPF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_STOPF",
+ "location": {
+ "column": "9",
+ "line": "9250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_STOPF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794850@macro@I2C_SR1_RXNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_RXNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_RXNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@794931@macro@I2C_SR1_RXNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_RXNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_RXNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795031@macro@I2C_SR1_RXNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_RXNE",
+ "location": {
+ "column": "9",
+ "line": "9253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_RXNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795166@macro@I2C_SR1_TXE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TXE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TXE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795247@macro@I2C_SR1_TXE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TXE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TXE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795347@macro@I2C_SR1_TXE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TXE",
+ "location": {
+ "column": "9",
+ "line": "9256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TXE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795482@macro@I2C_SR1_BERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795563@macro@I2C_SR1_BERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795663@macro@I2C_SR1_BERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_BERR",
+ "location": {
+ "column": "9",
+ "line": "9259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_BERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795798@macro@I2C_SR1_ARLO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ARLO_Pos",
+ "location": {
+ "column": "9",
+ "line": "9260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ARLO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795879@macro@I2C_SR1_ARLO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ARLO_Msk",
+ "location": {
+ "column": "9",
+ "line": "9261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ARLO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@795979@macro@I2C_SR1_ARLO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_ARLO",
+ "location": {
+ "column": "9",
+ "line": "9262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_ARLO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796114@macro@I2C_SR1_AF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_AF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_AF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796195@macro@I2C_SR1_AF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_AF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_AF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796295@macro@I2C_SR1_AF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_AF",
+ "location": {
+ "column": "9",
+ "line": "9265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_AF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796430@macro@I2C_SR1_OVR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_OVR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_OVR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796511@macro@I2C_SR1_OVR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_OVR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_OVR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796611@macro@I2C_SR1_OVR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_OVR",
+ "location": {
+ "column": "9",
+ "line": "9268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_OVR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796746@macro@I2C_SR1_PECERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_PECERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_PECERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796827@macro@I2C_SR1_PECERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_PECERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_PECERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@796927@macro@I2C_SR1_PECERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_PECERR",
+ "location": {
+ "column": "9",
+ "line": "9271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_PECERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797062@macro@I2C_SR1_TIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "9272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797143@macro@I2C_SR1_TIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "9273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797243@macro@I2C_SR1_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "9274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797378@macro@I2C_SR1_SMBALERT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SMBALERT_Pos",
+ "location": {
+ "column": "9",
+ "line": "9275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SMBALERT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797459@macro@I2C_SR1_SMBALERT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SMBALERT_Msk",
+ "location": {
+ "column": "9",
+ "line": "9276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SMBALERT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797559@macro@I2C_SR1_SMBALERT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR1_SMBALERT",
+ "location": {
+ "column": "9",
+ "line": "9277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR1_SMBALERT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797778@macro@I2C_SR2_MSL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_MSL_Pos",
+ "location": {
+ "column": "9",
+ "line": "9280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_MSL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797859@macro@I2C_SR2_MSL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_MSL_Msk",
+ "location": {
+ "column": "9",
+ "line": "9281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_MSL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@797959@macro@I2C_SR2_MSL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_MSL",
+ "location": {
+ "column": "9",
+ "line": "9282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_MSL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798094@macro@I2C_SR2_BUSY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_BUSY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_BUSY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798175@macro@I2C_SR2_BUSY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_BUSY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_BUSY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798275@macro@I2C_SR2_BUSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_BUSY",
+ "location": {
+ "column": "9",
+ "line": "9285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798410@macro@I2C_SR2_TRA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_TRA_Pos",
+ "location": {
+ "column": "9",
+ "line": "9286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_TRA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798491@macro@I2C_SR2_TRA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_TRA_Msk",
+ "location": {
+ "column": "9",
+ "line": "9287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_TRA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798591@macro@I2C_SR2_TRA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_TRA",
+ "location": {
+ "column": "9",
+ "line": "9288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_TRA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798726@macro@I2C_SR2_GENCALL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_GENCALL_Pos",
+ "location": {
+ "column": "9",
+ "line": "9289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_GENCALL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798807@macro@I2C_SR2_GENCALL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_GENCALL_Msk",
+ "location": {
+ "column": "9",
+ "line": "9290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_GENCALL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@798907@macro@I2C_SR2_GENCALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_GENCALL",
+ "location": {
+ "column": "9",
+ "line": "9291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_GENCALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799042@macro@I2C_SR2_SMBDEFAULT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBDEFAULT_Pos",
+ "location": {
+ "column": "9",
+ "line": "9292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBDEFAULT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799123@macro@I2C_SR2_SMBDEFAULT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBDEFAULT_Msk",
+ "location": {
+ "column": "9",
+ "line": "9293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBDEFAULT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799223@macro@I2C_SR2_SMBDEFAULT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBDEFAULT",
+ "location": {
+ "column": "9",
+ "line": "9294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBDEFAULT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799358@macro@I2C_SR2_SMBHOST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBHOST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBHOST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799439@macro@I2C_SR2_SMBHOST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBHOST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBHOST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799539@macro@I2C_SR2_SMBHOST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_SMBHOST",
+ "location": {
+ "column": "9",
+ "line": "9297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_SMBHOST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799674@macro@I2C_SR2_DUALF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_DUALF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_DUALF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799755@macro@I2C_SR2_DUALF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_DUALF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_DUALF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799855@macro@I2C_SR2_DUALF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_DUALF",
+ "location": {
+ "column": "9",
+ "line": "9300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_DUALF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@799990@macro@I2C_SR2_PEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_PEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_PEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800071@macro@I2C_SR2_PEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_PEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_PEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800171@macro@I2C_SR2_PEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_SR2_PEC",
+ "location": {
+ "column": "9",
+ "line": "9303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_SR2_PEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800390@macro@I2C_CCR_CCR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_CCR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_CCR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800471@macro@I2C_CCR_CCR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_CCR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_CCR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800571@macro@I2C_CCR_CCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_CCR",
+ "location": {
+ "column": "9",
+ "line": "9308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_CCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800717@macro@I2C_CCR_DUTY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_DUTY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_DUTY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800798@macro@I2C_CCR_DUTY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_DUTY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_DUTY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@800898@macro@I2C_CCR_DUTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_DUTY",
+ "location": {
+ "column": "9",
+ "line": "9311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_DUTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801044@macro@I2C_CCR_FS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_FS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_FS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801125@macro@I2C_CCR_FS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_FS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_FS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801225@macro@I2C_CCR_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_CCR_FS",
+ "location": {
+ "column": "9",
+ "line": "9314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_CCR_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801455@macro@I2C_TRISE_TRISE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_TRISE_TRISE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_TRISE_TRISE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801536@macro@I2C_TRISE_TRISE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_TRISE_TRISE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_TRISE_TRISE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@801636@macro@I2C_TRISE_TRISE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_TRISE_TRISE",
+ "location": {
+ "column": "9",
+ "line": "9319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "I2C_TRISE_TRISE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802273@macro@IWDG_KR_KEY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_KR_KEY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_KR_KEY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802354@macro@IWDG_KR_KEY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_KR_KEY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_KR_KEY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802454@macro@IWDG_KR_KEY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_KR_KEY",
+ "location": {
+ "column": "9",
+ "line": "9330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_KR_KEY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802661@macro@IWDG_PR_PR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802742@macro@IWDG_PR_PR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802842@macro@IWDG_PR_PR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR",
+ "location": {
+ "column": "9",
+ "line": "9335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@802965@macro@IWDG_PR_PR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR_0",
+ "location": {
+ "column": "9",
+ "line": "9336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803059@macro@IWDG_PR_PR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR_1",
+ "location": {
+ "column": "9",
+ "line": "9337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803153@macro@IWDG_PR_PR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_PR_PR_2",
+ "location": {
+ "column": "9",
+ "line": "9338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_PR_PR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803331@macro@IWDG_RLR_RL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_RLR_RL_Pos",
+ "location": {
+ "column": "9",
+ "line": "9341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_RLR_RL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803412@macro@IWDG_RLR_RL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_RLR_RL_Msk",
+ "location": {
+ "column": "9",
+ "line": "9342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_RLR_RL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803512@macro@IWDG_RLR_RL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_RLR_RL",
+ "location": {
+ "column": "9",
+ "line": "9343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_RLR_RL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803720@macro@IWDG_SR_PVU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_PVU_Pos",
+ "location": {
+ "column": "9",
+ "line": "9346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_PVU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803801@macro@IWDG_SR_PVU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_PVU_Msk",
+ "location": {
+ "column": "9",
+ "line": "9347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_PVU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@803901@macro@IWDG_SR_PVU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_PVU",
+ "location": {
+ "column": "9",
+ "line": "9348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_PVU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@804025@macro@IWDG_SR_RVU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_RVU_Pos",
+ "location": {
+ "column": "9",
+ "line": "9349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_RVU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@804106@macro@IWDG_SR_RVU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_RVU_Msk",
+ "location": {
+ "column": "9",
+ "line": "9350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_RVU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@804206@macro@IWDG_SR_RVU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_SR_RVU",
+ "location": {
+ "column": "9",
+ "line": "9351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IWDG_SR_RVU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@804828@macro@PWR_CR_LPDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_LPDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_LPDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@804909@macro@PWR_CR_LPDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_LPDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_LPDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805009@macro@PWR_CR_LPDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_LPDS",
+ "location": {
+ "column": "9",
+ "line": "9363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_LPDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805133@macro@PWR_CR_PDDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PDDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PDDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805214@macro@PWR_CR_PDDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PDDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PDDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805314@macro@PWR_CR_PDDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PDDS",
+ "location": {
+ "column": "9",
+ "line": "9366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PDDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805438@macro@PWR_CR_CWUF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CWUF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CWUF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805519@macro@PWR_CR_CWUF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CWUF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CWUF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805619@macro@PWR_CR_CWUF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CWUF",
+ "location": {
+ "column": "9",
+ "line": "9369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CWUF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805743@macro@PWR_CR_CSBF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CSBF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CSBF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805824@macro@PWR_CR_CSBF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CSBF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CSBF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@805924@macro@PWR_CR_CSBF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_CSBF",
+ "location": {
+ "column": "9",
+ "line": "9372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_CSBF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806048@macro@PWR_CR_PVDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PVDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PVDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806129@macro@PWR_CR_PVDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PVDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PVDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806229@macro@PWR_CR_PVDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PVDE",
+ "location": {
+ "column": "9",
+ "line": "9375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PVDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806355@macro@PWR_CR_PLS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806436@macro@PWR_CR_PLS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806536@macro@PWR_CR_PLS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS",
+ "location": {
+ "column": "9",
+ "line": "9379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806660@macro@PWR_CR_PLS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_0",
+ "location": {
+ "column": "9",
+ "line": "9380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806760@macro@PWR_CR_PLS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_1",
+ "location": {
+ "column": "9",
+ "line": "9381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806860@macro@PWR_CR_PLS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_2",
+ "location": {
+ "column": "9",
+ "line": "9382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@806995@macro@PWR_CR_PLS_LEV0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV0",
+ "location": {
+ "column": "9",
+ "line": "9385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807095@macro@PWR_CR_PLS_LEV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV1",
+ "location": {
+ "column": "9",
+ "line": "9386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807195@macro@PWR_CR_PLS_LEV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV2",
+ "location": {
+ "column": "9",
+ "line": "9387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807295@macro@PWR_CR_PLS_LEV3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV3",
+ "location": {
+ "column": "9",
+ "line": "9388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807395@macro@PWR_CR_PLS_LEV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV4",
+ "location": {
+ "column": "9",
+ "line": "9389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807495@macro@PWR_CR_PLS_LEV5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV5",
+ "location": {
+ "column": "9",
+ "line": "9390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807595@macro@PWR_CR_PLS_LEV6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV6",
+ "location": {
+ "column": "9",
+ "line": "9391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807695@macro@PWR_CR_PLS_LEV7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PLS_LEV7",
+ "location": {
+ "column": "9",
+ "line": "9392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PLS_LEV7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807795@macro@PWR_CR_DBP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_DBP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_DBP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807876@macro@PWR_CR_DBP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_DBP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_DBP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@807976@macro@PWR_CR_DBP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_DBP",
+ "location": {
+ "column": "9",
+ "line": "9395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_DBP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808123@macro@PWR_CR_FPDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_FPDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_FPDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808204@macro@PWR_CR_FPDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_FPDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_FPDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808304@macro@PWR_CR_FPDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_FPDS",
+ "location": {
+ "column": "9",
+ "line": "9398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_FPDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808451@macro@PWR_CR_VOS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_VOS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_VOS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808532@macro@PWR_CR_VOS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_VOS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_VOS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808632@macro@PWR_CR_VOS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_VOS",
+ "location": {
+ "column": "9",
+ "line": "9401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_VOS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808797@macro@PWR_CR_PMODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_PMODE",
+ "location": {
+ "column": "10",
+ "line": "9404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CR_PMODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@808937@macro@PWR_CSR_WUF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_WUF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_WUF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809018@macro@PWR_CSR_WUF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_WUF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_WUF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809118@macro@PWR_CSR_WUF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_WUF",
+ "location": {
+ "column": "9",
+ "line": "9409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_WUF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809255@macro@PWR_CSR_SBF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_SBF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_SBF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809336@macro@PWR_CSR_SBF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_SBF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_SBF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809436@macro@PWR_CSR_SBF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_SBF",
+ "location": {
+ "column": "9",
+ "line": "9412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_SBF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809573@macro@PWR_CSR_PVDO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_PVDO_Pos",
+ "location": {
+ "column": "9",
+ "line": "9413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_PVDO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809654@macro@PWR_CSR_PVDO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_PVDO_Msk",
+ "location": {
+ "column": "9",
+ "line": "9414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_PVDO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809754@macro@PWR_CSR_PVDO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_PVDO",
+ "location": {
+ "column": "9",
+ "line": "9415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_PVDO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809891@macro@PWR_CSR_BRR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRR_Pos",
+ "location": {
+ "column": "9",
+ "line": "9416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@809972@macro@PWR_CSR_BRR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRR_Msk",
+ "location": {
+ "column": "9",
+ "line": "9417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810072@macro@PWR_CSR_BRR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRR",
+ "location": {
+ "column": "9",
+ "line": "9418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810209@macro@PWR_CSR_EWUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_EWUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_EWUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810290@macro@PWR_CSR_EWUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_EWUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_EWUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810390@macro@PWR_CSR_EWUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_EWUP",
+ "location": {
+ "column": "9",
+ "line": "9421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_EWUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810527@macro@PWR_CSR_BRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810608@macro@PWR_CSR_BRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810708@macro@PWR_CSR_BRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_BRE",
+ "location": {
+ "column": "9",
+ "line": "9424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_BRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810845@macro@PWR_CSR_VOSRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_VOSRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_VOSRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@810926@macro@PWR_CSR_VOSRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_VOSRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_VOSRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@811026@macro@PWR_CSR_VOSRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_VOSRDY",
+ "location": {
+ "column": "9",
+ "line": "9427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_VOSRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@811187@macro@PWR_CSR_REGRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_REGRDY",
+ "location": {
+ "column": "10",
+ "line": "9430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "PWR_CSR_REGRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@811741@macro@RCC_CR_HSION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSION_Pos",
+ "location": {
+ "column": "9",
+ "line": "9438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@811822@macro@RCC_CR_HSION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSION_Msk",
+ "location": {
+ "column": "9",
+ "line": "9439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@811922@macro@RCC_CR_HSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSION",
+ "location": {
+ "column": "9",
+ "line": "9440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812003@macro@RCC_CR_HSIRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSIRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSIRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812084@macro@RCC_CR_HSIRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSIRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSIRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812184@macro@RCC_CR_HSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSIRDY",
+ "location": {
+ "column": "9",
+ "line": "9443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812267@macro@RCC_CR_HSITRIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "9445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812348@macro@RCC_CR_HSITRIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "9446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812448@macro@RCC_CR_HSITRIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM",
+ "location": {
+ "column": "9",
+ "line": "9447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812529@macro@RCC_CR_HSITRIM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_0",
+ "location": {
+ "column": "9",
+ "line": "9448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812629@macro@RCC_CR_HSITRIM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_1",
+ "location": {
+ "column": "9",
+ "line": "9449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812729@macro@RCC_CR_HSITRIM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_2",
+ "location": {
+ "column": "9",
+ "line": "9450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812829@macro@RCC_CR_HSITRIM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_3",
+ "location": {
+ "column": "9",
+ "line": "9451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@812929@macro@RCC_CR_HSITRIM_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSITRIM_4",
+ "location": {
+ "column": "9",
+ "line": "9452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSITRIM_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813031@macro@RCC_CR_HSICAL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_Pos",
+ "location": {
+ "column": "9",
+ "line": "9454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813112@macro@RCC_CR_HSICAL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_Msk",
+ "location": {
+ "column": "9",
+ "line": "9455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813212@macro@RCC_CR_HSICAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL",
+ "location": {
+ "column": "9",
+ "line": "9456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813293@macro@RCC_CR_HSICAL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_0",
+ "location": {
+ "column": "9",
+ "line": "9457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813393@macro@RCC_CR_HSICAL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_1",
+ "location": {
+ "column": "9",
+ "line": "9458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813493@macro@RCC_CR_HSICAL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_2",
+ "location": {
+ "column": "9",
+ "line": "9459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813593@macro@RCC_CR_HSICAL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_3",
+ "location": {
+ "column": "9",
+ "line": "9460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813693@macro@RCC_CR_HSICAL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_4",
+ "location": {
+ "column": "9",
+ "line": "9461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813793@macro@RCC_CR_HSICAL_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_5",
+ "location": {
+ "column": "9",
+ "line": "9462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813893@macro@RCC_CR_HSICAL_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_6",
+ "location": {
+ "column": "9",
+ "line": "9463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@813993@macro@RCC_CR_HSICAL_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSICAL_7",
+ "location": {
+ "column": "9",
+ "line": "9464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSICAL_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814095@macro@RCC_CR_HSEON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEON_Pos",
+ "location": {
+ "column": "9",
+ "line": "9466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814176@macro@RCC_CR_HSEON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEON_Msk",
+ "location": {
+ "column": "9",
+ "line": "9467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814276@macro@RCC_CR_HSEON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEON",
+ "location": {
+ "column": "9",
+ "line": "9468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814357@macro@RCC_CR_HSERDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSERDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSERDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814438@macro@RCC_CR_HSERDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSERDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSERDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814538@macro@RCC_CR_HSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSERDY",
+ "location": {
+ "column": "9",
+ "line": "9471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814619@macro@RCC_CR_HSEBYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEBYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEBYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814700@macro@RCC_CR_HSEBYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEBYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEBYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814800@macro@RCC_CR_HSEBYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSEBYP",
+ "location": {
+ "column": "9",
+ "line": "9474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_HSEBYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814881@macro@RCC_CR_CSSON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_CSSON_Pos",
+ "location": {
+ "column": "9",
+ "line": "9475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_CSSON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@814962@macro@RCC_CR_CSSON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_CSSON_Msk",
+ "location": {
+ "column": "9",
+ "line": "9476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_CSSON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815062@macro@RCC_CR_CSSON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_CSSON",
+ "location": {
+ "column": "9",
+ "line": "9477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_CSSON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815143@macro@RCC_CR_PLLON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLON_Pos",
+ "location": {
+ "column": "9",
+ "line": "9478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815224@macro@RCC_CR_PLLON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLON_Msk",
+ "location": {
+ "column": "9",
+ "line": "9479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815324@macro@RCC_CR_PLLON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLON",
+ "location": {
+ "column": "9",
+ "line": "9480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815405@macro@RCC_CR_PLLRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815486@macro@RCC_CR_PLLRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815586@macro@RCC_CR_PLLRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLRDY",
+ "location": {
+ "column": "9",
+ "line": "9483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815773@macro@RCC_PLLI2S_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2S_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "9487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2S_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815889@macro@RCC_CR_PLLI2SON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SON_Pos",
+ "location": {
+ "column": "9",
+ "line": "9489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@815970@macro@RCC_CR_PLLI2SON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SON_Msk",
+ "location": {
+ "column": "9",
+ "line": "9490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816070@macro@RCC_CR_PLLI2SON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SON",
+ "location": {
+ "column": "9",
+ "line": "9491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816151@macro@RCC_CR_PLLI2SRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "9492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816232@macro@RCC_CR_PLLI2SRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "9493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816332@macro@RCC_CR_PLLI2SRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SRDY",
+ "location": {
+ "column": "9",
+ "line": "9494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CR_PLLI2SRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816497@macro@RCC_PLLCFGR_PLLM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_Pos",
+ "location": {
+ "column": "9",
+ "line": "9497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816578@macro@RCC_PLLCFGR_PLLM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_Msk",
+ "location": {
+ "column": "9",
+ "line": "9498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816678@macro@RCC_PLLCFGR_PLLM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM",
+ "location": {
+ "column": "9",
+ "line": "9499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816759@macro@RCC_PLLCFGR_PLLM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_0",
+ "location": {
+ "column": "9",
+ "line": "9500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816859@macro@RCC_PLLCFGR_PLLM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_1",
+ "location": {
+ "column": "9",
+ "line": "9501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@816959@macro@RCC_PLLCFGR_PLLM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_2",
+ "location": {
+ "column": "9",
+ "line": "9502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817059@macro@RCC_PLLCFGR_PLLM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_3",
+ "location": {
+ "column": "9",
+ "line": "9503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817159@macro@RCC_PLLCFGR_PLLM_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_4",
+ "location": {
+ "column": "9",
+ "line": "9504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817259@macro@RCC_PLLCFGR_PLLM_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLM_5",
+ "location": {
+ "column": "9",
+ "line": "9505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLM_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817361@macro@RCC_PLLCFGR_PLLN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817442@macro@RCC_PLLCFGR_PLLN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817542@macro@RCC_PLLCFGR_PLLN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN",
+ "location": {
+ "column": "9",
+ "line": "9509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817623@macro@RCC_PLLCFGR_PLLN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_0",
+ "location": {
+ "column": "9",
+ "line": "9510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817723@macro@RCC_PLLCFGR_PLLN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_1",
+ "location": {
+ "column": "9",
+ "line": "9511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817823@macro@RCC_PLLCFGR_PLLN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_2",
+ "location": {
+ "column": "9",
+ "line": "9512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@817923@macro@RCC_PLLCFGR_PLLN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_3",
+ "location": {
+ "column": "9",
+ "line": "9513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818023@macro@RCC_PLLCFGR_PLLN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_4",
+ "location": {
+ "column": "9",
+ "line": "9514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818123@macro@RCC_PLLCFGR_PLLN_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_5",
+ "location": {
+ "column": "9",
+ "line": "9515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818223@macro@RCC_PLLCFGR_PLLN_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_6",
+ "location": {
+ "column": "9",
+ "line": "9516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818323@macro@RCC_PLLCFGR_PLLN_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_7",
+ "location": {
+ "column": "9",
+ "line": "9517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818423@macro@RCC_PLLCFGR_PLLN_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLN_8",
+ "location": {
+ "column": "9",
+ "line": "9518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLN_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818525@macro@RCC_PLLCFGR_PLLP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLP_Pos",
+ "location": {
+ "column": "9",
+ "line": "9520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818606@macro@RCC_PLLCFGR_PLLP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLP_Msk",
+ "location": {
+ "column": "9",
+ "line": "9521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818706@macro@RCC_PLLCFGR_PLLP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLP",
+ "location": {
+ "column": "9",
+ "line": "9522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818787@macro@RCC_PLLCFGR_PLLP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLP_0",
+ "location": {
+ "column": "9",
+ "line": "9523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818887@macro@RCC_PLLCFGR_PLLP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLP_1",
+ "location": {
+ "column": "9",
+ "line": "9524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@818989@macro@RCC_PLLCFGR_PLLSRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819070@macro@RCC_PLLCFGR_PLLSRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819170@macro@RCC_PLLCFGR_PLLSRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC",
+ "location": {
+ "column": "9",
+ "line": "9528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819251@macro@RCC_PLLCFGR_PLLSRC_HSE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819332@macro@RCC_PLLCFGR_PLLSRC_HSE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819433@macro@RCC_PLLCFGR_PLLSRC_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_HSE",
+ "location": {
+ "column": "9",
+ "line": "9531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819514@macro@RCC_PLLCFGR_PLLSRC_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLSRC_HSI",
+ "location": {
+ "column": "9",
+ "line": "9532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLSRC_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819597@macro@RCC_PLLCFGR_PLLQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "9534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819678@macro@RCC_PLLCFGR_PLLQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "9535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819778@macro@RCC_PLLCFGR_PLLQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ",
+ "location": {
+ "column": "9",
+ "line": "9536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819859@macro@RCC_PLLCFGR_PLLQ_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_0",
+ "location": {
+ "column": "9",
+ "line": "9537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@819959@macro@RCC_PLLCFGR_PLLQ_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_1",
+ "location": {
+ "column": "9",
+ "line": "9538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820059@macro@RCC_PLLCFGR_PLLQ_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_2",
+ "location": {
+ "column": "9",
+ "line": "9539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820159@macro@RCC_PLLCFGR_PLLQ_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_PLLQ_3",
+ "location": {
+ "column": "9",
+ "line": "9540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_PLLQ_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820371@macro@RCC_CFGR_SW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_Pos",
+ "location": {
+ "column": "9",
+ "line": "9545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820452@macro@RCC_CFGR_SW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_Msk",
+ "location": {
+ "column": "9",
+ "line": "9546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820552@macro@RCC_CFGR_SW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW",
+ "location": {
+ "column": "9",
+ "line": "9547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820675@macro@RCC_CFGR_SW_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_0",
+ "location": {
+ "column": "9",
+ "line": "9548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820775@macro@RCC_CFGR_SW_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_1",
+ "location": {
+ "column": "9",
+ "line": "9549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820877@macro@RCC_CFGR_SW_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_HSI",
+ "location": {
+ "column": "9",
+ "line": "9551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@820994@macro@RCC_CFGR_SW_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_HSE",
+ "location": {
+ "column": "9",
+ "line": "9552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821111@macro@RCC_CFGR_SW_PLL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SW_PLL",
+ "location": {
+ "column": "9",
+ "line": "9553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SW_PLL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821257@macro@RCC_CFGR_SWS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_Pos",
+ "location": {
+ "column": "9",
+ "line": "9556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821338@macro@RCC_CFGR_SWS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_Msk",
+ "location": {
+ "column": "9",
+ "line": "9557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821438@macro@RCC_CFGR_SWS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS",
+ "location": {
+ "column": "9",
+ "line": "9558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821569@macro@RCC_CFGR_SWS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_0",
+ "location": {
+ "column": "9",
+ "line": "9559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821669@macro@RCC_CFGR_SWS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_1",
+ "location": {
+ "column": "9",
+ "line": "9560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821771@macro@RCC_CFGR_SWS_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_HSI",
+ "location": {
+ "column": "9",
+ "line": "9562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@821902@macro@RCC_CFGR_SWS_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_HSE",
+ "location": {
+ "column": "9",
+ "line": "9563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822033@macro@RCC_CFGR_SWS_PLL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_SWS_PLL",
+ "location": {
+ "column": "9",
+ "line": "9564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_SWS_PLL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822194@macro@RCC_CFGR_HPRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822275@macro@RCC_CFGR_HPRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822375@macro@RCC_CFGR_HPRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE",
+ "location": {
+ "column": "9",
+ "line": "9569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822494@macro@RCC_CFGR_HPRE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_0",
+ "location": {
+ "column": "9",
+ "line": "9570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822594@macro@RCC_CFGR_HPRE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_1",
+ "location": {
+ "column": "9",
+ "line": "9571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822694@macro@RCC_CFGR_HPRE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_2",
+ "location": {
+ "column": "9",
+ "line": "9572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822794@macro@RCC_CFGR_HPRE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_3",
+ "location": {
+ "column": "9",
+ "line": "9573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@822896@macro@RCC_CFGR_HPRE_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV1",
+ "location": {
+ "column": "9",
+ "line": "9575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823006@macro@RCC_CFGR_HPRE_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV2",
+ "location": {
+ "column": "9",
+ "line": "9576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823116@macro@RCC_CFGR_HPRE_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV4",
+ "location": {
+ "column": "9",
+ "line": "9577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823226@macro@RCC_CFGR_HPRE_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV8",
+ "location": {
+ "column": "9",
+ "line": "9578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823336@macro@RCC_CFGR_HPRE_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV16",
+ "location": {
+ "column": "9",
+ "line": "9579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823446@macro@RCC_CFGR_HPRE_DIV64",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV64",
+ "location": {
+ "column": "9",
+ "line": "9580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823556@macro@RCC_CFGR_HPRE_DIV128",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV128",
+ "location": {
+ "column": "9",
+ "line": "9581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV128",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823666@macro@RCC_CFGR_HPRE_DIV256",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV256",
+ "location": {
+ "column": "9",
+ "line": "9582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV256",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823776@macro@RCC_CFGR_HPRE_DIV512",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_HPRE_DIV512",
+ "location": {
+ "column": "9",
+ "line": "9583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_HPRE_DIV512",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823917@macro@RCC_CFGR_PPRE1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_Pos",
+ "location": {
+ "column": "9",
+ "line": "9586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@823998@macro@RCC_CFGR_PPRE1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_Msk",
+ "location": {
+ "column": "9",
+ "line": "9587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824098@macro@RCC_CFGR_PPRE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1",
+ "location": {
+ "column": "9",
+ "line": "9588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824218@macro@RCC_CFGR_PPRE1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_0",
+ "location": {
+ "column": "9",
+ "line": "9589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824318@macro@RCC_CFGR_PPRE1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_1",
+ "location": {
+ "column": "9",
+ "line": "9590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824418@macro@RCC_CFGR_PPRE1_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_2",
+ "location": {
+ "column": "9",
+ "line": "9591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824520@macro@RCC_CFGR_PPRE1_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_DIV1",
+ "location": {
+ "column": "9",
+ "line": "9593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824627@macro@RCC_CFGR_PPRE1_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_DIV2",
+ "location": {
+ "column": "9",
+ "line": "9594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824734@macro@RCC_CFGR_PPRE1_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_DIV4",
+ "location": {
+ "column": "9",
+ "line": "9595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824841@macro@RCC_CFGR_PPRE1_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_DIV8",
+ "location": {
+ "column": "9",
+ "line": "9596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@824948@macro@RCC_CFGR_PPRE1_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE1_DIV16",
+ "location": {
+ "column": "9",
+ "line": "9597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE1_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825086@macro@RCC_CFGR_PPRE2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_Pos",
+ "location": {
+ "column": "9",
+ "line": "9600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825167@macro@RCC_CFGR_PPRE2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_Msk",
+ "location": {
+ "column": "9",
+ "line": "9601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825267@macro@RCC_CFGR_PPRE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2",
+ "location": {
+ "column": "9",
+ "line": "9602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825387@macro@RCC_CFGR_PPRE2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_0",
+ "location": {
+ "column": "9",
+ "line": "9603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825487@macro@RCC_CFGR_PPRE2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_1",
+ "location": {
+ "column": "9",
+ "line": "9604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825587@macro@RCC_CFGR_PPRE2_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_2",
+ "location": {
+ "column": "9",
+ "line": "9605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825689@macro@RCC_CFGR_PPRE2_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_DIV1",
+ "location": {
+ "column": "9",
+ "line": "9607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825796@macro@RCC_CFGR_PPRE2_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_DIV2",
+ "location": {
+ "column": "9",
+ "line": "9608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@825903@macro@RCC_CFGR_PPRE2_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_DIV4",
+ "location": {
+ "column": "9",
+ "line": "9609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826010@macro@RCC_CFGR_PPRE2_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_DIV8",
+ "location": {
+ "column": "9",
+ "line": "9610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826117@macro@RCC_CFGR_PPRE2_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_PPRE2_DIV16",
+ "location": {
+ "column": "9",
+ "line": "9611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_PPRE2_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826256@macro@RCC_CFGR_RTCPRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826337@macro@RCC_CFGR_RTCPRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826437@macro@RCC_CFGR_RTCPRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE",
+ "location": {
+ "column": "9",
+ "line": "9616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826518@macro@RCC_CFGR_RTCPRE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_0",
+ "location": {
+ "column": "9",
+ "line": "9617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826618@macro@RCC_CFGR_RTCPRE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_1",
+ "location": {
+ "column": "9",
+ "line": "9618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826718@macro@RCC_CFGR_RTCPRE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_2",
+ "location": {
+ "column": "9",
+ "line": "9619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826818@macro@RCC_CFGR_RTCPRE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_3",
+ "location": {
+ "column": "9",
+ "line": "9620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@826918@macro@RCC_CFGR_RTCPRE_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_RTCPRE_4",
+ "location": {
+ "column": "9",
+ "line": "9621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_RTCPRE_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827048@macro@RCC_CFGR_MCO1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1_Pos",
+ "location": {
+ "column": "9",
+ "line": "9624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827129@macro@RCC_CFGR_MCO1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1_Msk",
+ "location": {
+ "column": "9",
+ "line": "9625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827229@macro@RCC_CFGR_MCO1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1",
+ "location": {
+ "column": "9",
+ "line": "9626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827310@macro@RCC_CFGR_MCO1_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1_0",
+ "location": {
+ "column": "9",
+ "line": "9627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827410@macro@RCC_CFGR_MCO1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1_1",
+ "location": {
+ "column": "9",
+ "line": "9628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827512@macro@RCC_CFGR_I2SSRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_I2SSRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_I2SSRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827593@macro@RCC_CFGR_I2SSRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_I2SSRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_I2SSRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827693@macro@RCC_CFGR_I2SSRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_I2SSRC",
+ "location": {
+ "column": "9",
+ "line": "9632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_I2SSRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827776@macro@RCC_CFGR_MCO1PRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827857@macro@RCC_CFGR_MCO1PRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@827957@macro@RCC_CFGR_MCO1PRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE",
+ "location": {
+ "column": "9",
+ "line": "9636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828038@macro@RCC_CFGR_MCO1PRE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE_0",
+ "location": {
+ "column": "9",
+ "line": "9637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828138@macro@RCC_CFGR_MCO1PRE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE_1",
+ "location": {
+ "column": "9",
+ "line": "9638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828238@macro@RCC_CFGR_MCO1PRE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO1PRE_2",
+ "location": {
+ "column": "9",
+ "line": "9639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO1PRE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828340@macro@RCC_CFGR_MCO2PRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828421@macro@RCC_CFGR_MCO2PRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828521@macro@RCC_CFGR_MCO2PRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE",
+ "location": {
+ "column": "9",
+ "line": "9643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828602@macro@RCC_CFGR_MCO2PRE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE_0",
+ "location": {
+ "column": "9",
+ "line": "9644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828702@macro@RCC_CFGR_MCO2PRE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE_1",
+ "location": {
+ "column": "9",
+ "line": "9645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828802@macro@RCC_CFGR_MCO2PRE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2PRE_2",
+ "location": {
+ "column": "9",
+ "line": "9646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2PRE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828904@macro@RCC_CFGR_MCO2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2_Pos",
+ "location": {
+ "column": "9",
+ "line": "9648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@828985@macro@RCC_CFGR_MCO2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2_Msk",
+ "location": {
+ "column": "9",
+ "line": "9649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829085@macro@RCC_CFGR_MCO2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2",
+ "location": {
+ "column": "9",
+ "line": "9650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829166@macro@RCC_CFGR_MCO2_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2_0",
+ "location": {
+ "column": "9",
+ "line": "9651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829266@macro@RCC_CFGR_MCO2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_MCO2_1",
+ "location": {
+ "column": "9",
+ "line": "9652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CFGR_MCO2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829450@macro@RCC_CIR_LSIRDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829531@macro@RCC_CIR_LSIRDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829631@macro@RCC_CIR_LSIRDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYF",
+ "location": {
+ "column": "9",
+ "line": "9657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829712@macro@RCC_CIR_LSERDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829793@macro@RCC_CIR_LSERDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829893@macro@RCC_CIR_LSERDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYF",
+ "location": {
+ "column": "9",
+ "line": "9660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@829974@macro@RCC_CIR_HSIRDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830055@macro@RCC_CIR_HSIRDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830155@macro@RCC_CIR_HSIRDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYF",
+ "location": {
+ "column": "9",
+ "line": "9663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830236@macro@RCC_CIR_HSERDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830317@macro@RCC_CIR_HSERDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830417@macro@RCC_CIR_HSERDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYF",
+ "location": {
+ "column": "9",
+ "line": "9666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830498@macro@RCC_CIR_PLLRDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830579@macro@RCC_CIR_PLLRDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830679@macro@RCC_CIR_PLLRDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYF",
+ "location": {
+ "column": "9",
+ "line": "9669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830760@macro@RCC_CIR_PLLI2SRDYF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830841@macro@RCC_CIR_PLLI2SRDYF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@830941@macro@RCC_CIR_PLLI2SRDYF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYF",
+ "location": {
+ "column": "9",
+ "line": "9672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831024@macro@RCC_CIR_CSSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "9674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831105@macro@RCC_CIR_CSSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "9675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831205@macro@RCC_CIR_CSSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSF",
+ "location": {
+ "column": "9",
+ "line": "9676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831286@macro@RCC_CIR_LSIRDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831367@macro@RCC_CIR_LSIRDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831467@macro@RCC_CIR_LSIRDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYIE",
+ "location": {
+ "column": "9",
+ "line": "9679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831548@macro@RCC_CIR_LSERDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831629@macro@RCC_CIR_LSERDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831729@macro@RCC_CIR_LSERDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYIE",
+ "location": {
+ "column": "9",
+ "line": "9682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831810@macro@RCC_CIR_HSIRDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831891@macro@RCC_CIR_HSIRDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@831991@macro@RCC_CIR_HSIRDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYIE",
+ "location": {
+ "column": "9",
+ "line": "9685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832072@macro@RCC_CIR_HSERDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832153@macro@RCC_CIR_HSERDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832253@macro@RCC_CIR_HSERDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYIE",
+ "location": {
+ "column": "9",
+ "line": "9688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832334@macro@RCC_CIR_PLLRDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832415@macro@RCC_CIR_PLLRDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832515@macro@RCC_CIR_PLLRDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYIE",
+ "location": {
+ "column": "9",
+ "line": "9691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832596@macro@RCC_CIR_PLLI2SRDYIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "9692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832677@macro@RCC_CIR_PLLI2SRDYIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "9693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832777@macro@RCC_CIR_PLLI2SRDYIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYIE",
+ "location": {
+ "column": "9",
+ "line": "9694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832860@macro@RCC_CIR_LSIRDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@832941@macro@RCC_CIR_LSIRDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833041@macro@RCC_CIR_LSIRDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSIRDYC",
+ "location": {
+ "column": "9",
+ "line": "9698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSIRDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833122@macro@RCC_CIR_LSERDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833203@macro@RCC_CIR_LSERDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833303@macro@RCC_CIR_LSERDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_LSERDYC",
+ "location": {
+ "column": "9",
+ "line": "9701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_LSERDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833384@macro@RCC_CIR_HSIRDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833465@macro@RCC_CIR_HSIRDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833565@macro@RCC_CIR_HSIRDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSIRDYC",
+ "location": {
+ "column": "9",
+ "line": "9704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSIRDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833646@macro@RCC_CIR_HSERDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833727@macro@RCC_CIR_HSERDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833827@macro@RCC_CIR_HSERDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_HSERDYC",
+ "location": {
+ "column": "9",
+ "line": "9707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_HSERDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833908@macro@RCC_CIR_PLLRDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@833989@macro@RCC_CIR_PLLRDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834089@macro@RCC_CIR_PLLRDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLRDYC",
+ "location": {
+ "column": "9",
+ "line": "9710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLRDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834170@macro@RCC_CIR_PLLI2SRDYC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834251@macro@RCC_CIR_PLLI2SRDYC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834351@macro@RCC_CIR_PLLI2SRDYC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_PLLI2SRDYC",
+ "location": {
+ "column": "9",
+ "line": "9713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_PLLI2SRDYC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834434@macro@RCC_CIR_CSSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "9715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834515@macro@RCC_CIR_CSSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "9716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834615@macro@RCC_CIR_CSSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_CSSC",
+ "location": {
+ "column": "9",
+ "line": "9717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CIR_CSSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834780@macro@RCC_AHB1RSTR_GPIOARST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOARST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOARST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834861@macro@RCC_AHB1RSTR_GPIOARST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOARST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOARST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@834961@macro@RCC_AHB1RSTR_GPIOARST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOARST",
+ "location": {
+ "column": "9",
+ "line": "9722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOARST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835042@macro@RCC_AHB1RSTR_GPIOBRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOBRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOBRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835123@macro@RCC_AHB1RSTR_GPIOBRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOBRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOBRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835223@macro@RCC_AHB1RSTR_GPIOBRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOBRST",
+ "location": {
+ "column": "9",
+ "line": "9725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOBRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835304@macro@RCC_AHB1RSTR_GPIOCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835385@macro@RCC_AHB1RSTR_GPIOCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835485@macro@RCC_AHB1RSTR_GPIOCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOCRST",
+ "location": {
+ "column": "9",
+ "line": "9728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835566@macro@RCC_AHB1RSTR_GPIODRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIODRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIODRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835647@macro@RCC_AHB1RSTR_GPIODRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIODRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIODRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835747@macro@RCC_AHB1RSTR_GPIODRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIODRST",
+ "location": {
+ "column": "9",
+ "line": "9731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIODRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835828@macro@RCC_AHB1RSTR_GPIOERST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOERST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOERST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@835909@macro@RCC_AHB1RSTR_GPIOERST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOERST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOERST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836009@macro@RCC_AHB1RSTR_GPIOERST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOERST",
+ "location": {
+ "column": "9",
+ "line": "9734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOERST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836090@macro@RCC_AHB1RSTR_GPIOFRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOFRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOFRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836171@macro@RCC_AHB1RSTR_GPIOFRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOFRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOFRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836271@macro@RCC_AHB1RSTR_GPIOFRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOFRST",
+ "location": {
+ "column": "9",
+ "line": "9737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOFRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836352@macro@RCC_AHB1RSTR_GPIOGRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOGRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOGRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836433@macro@RCC_AHB1RSTR_GPIOGRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOGRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOGRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836533@macro@RCC_AHB1RSTR_GPIOGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOGRST",
+ "location": {
+ "column": "9",
+ "line": "9740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836614@macro@RCC_AHB1RSTR_GPIOHRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOHRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOHRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836695@macro@RCC_AHB1RSTR_GPIOHRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOHRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOHRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836795@macro@RCC_AHB1RSTR_GPIOHRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOHRST",
+ "location": {
+ "column": "9",
+ "line": "9743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOHRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836876@macro@RCC_AHB1RSTR_GPIOIRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOIRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOIRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@836957@macro@RCC_AHB1RSTR_GPIOIRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOIRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOIRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837057@macro@RCC_AHB1RSTR_GPIOIRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_GPIOIRST",
+ "location": {
+ "column": "9",
+ "line": "9746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_GPIOIRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837138@macro@RCC_AHB1RSTR_CRCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_CRCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_CRCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837219@macro@RCC_AHB1RSTR_CRCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_CRCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_CRCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837319@macro@RCC_AHB1RSTR_CRCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_CRCRST",
+ "location": {
+ "column": "9",
+ "line": "9749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_CRCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837400@macro@RCC_AHB1RSTR_DMA1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837481@macro@RCC_AHB1RSTR_DMA1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837581@macro@RCC_AHB1RSTR_DMA1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA1RST",
+ "location": {
+ "column": "9",
+ "line": "9752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837662@macro@RCC_AHB1RSTR_DMA2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837743@macro@RCC_AHB1RSTR_DMA2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837843@macro@RCC_AHB1RSTR_DMA2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_DMA2RST",
+ "location": {
+ "column": "9",
+ "line": "9755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_DMA2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@837924@macro@RCC_AHB1RSTR_ETHMACRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_ETHMACRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_ETHMACRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838005@macro@RCC_AHB1RSTR_ETHMACRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_ETHMACRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_ETHMACRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838106@macro@RCC_AHB1RSTR_ETHMACRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_ETHMACRST",
+ "location": {
+ "column": "9",
+ "line": "9758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_ETHMACRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838187@macro@RCC_AHB1RSTR_OTGHRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_OTGHRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_OTGHRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838268@macro@RCC_AHB1RSTR_OTGHRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_OTGHRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_OTGHRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838368@macro@RCC_AHB1RSTR_OTGHRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1RSTR_OTGHRST",
+ "location": {
+ "column": "9",
+ "line": "9761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1RSTR_OTGHRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838533@macro@RCC_AHB2RSTR_DCMIRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_DCMIRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_DCMIRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838614@macro@RCC_AHB2RSTR_DCMIRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_DCMIRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_DCMIRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838714@macro@RCC_AHB2RSTR_DCMIRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_DCMIRST",
+ "location": {
+ "column": "9",
+ "line": "9766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_DCMIRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838795@macro@RCC_AHB2RSTR_RNGRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_RNGRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_RNGRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838876@macro@RCC_AHB2RSTR_RNGRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_RNGRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_RNGRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@838976@macro@RCC_AHB2RSTR_RNGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_RNGRST",
+ "location": {
+ "column": "9",
+ "line": "9769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_RNGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839057@macro@RCC_AHB2RSTR_OTGFSRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_OTGFSRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_OTGFSRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839138@macro@RCC_AHB2RSTR_OTGFSRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_OTGFSRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_OTGFSRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839238@macro@RCC_AHB2RSTR_OTGFSRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2RSTR_OTGFSRST",
+ "location": {
+ "column": "9",
+ "line": "9772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2RSTR_OTGFSRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839401@macro@RCC_AHB3RSTR_FSMCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3RSTR_FSMCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3RSTR_FSMCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839482@macro@RCC_AHB3RSTR_FSMCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3RSTR_FSMCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3RSTR_FSMCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839582@macro@RCC_AHB3RSTR_FSMCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3RSTR_FSMCRST",
+ "location": {
+ "column": "9",
+ "line": "9776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3RSTR_FSMCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839749@macro@RCC_APB1RSTR_TIM2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839830@macro@RCC_APB1RSTR_TIM2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@839930@macro@RCC_APB1RSTR_TIM2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM2RST",
+ "location": {
+ "column": "9",
+ "line": "9782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840011@macro@RCC_APB1RSTR_TIM3RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM3RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM3RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840092@macro@RCC_APB1RSTR_TIM3RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM3RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM3RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840192@macro@RCC_APB1RSTR_TIM3RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM3RST",
+ "location": {
+ "column": "9",
+ "line": "9785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM3RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840273@macro@RCC_APB1RSTR_TIM4RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM4RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM4RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840354@macro@RCC_APB1RSTR_TIM4RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM4RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM4RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840454@macro@RCC_APB1RSTR_TIM4RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM4RST",
+ "location": {
+ "column": "9",
+ "line": "9788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM4RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840535@macro@RCC_APB1RSTR_TIM5RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM5RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM5RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840616@macro@RCC_APB1RSTR_TIM5RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM5RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM5RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840716@macro@RCC_APB1RSTR_TIM5RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM5RST",
+ "location": {
+ "column": "9",
+ "line": "9791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM5RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840797@macro@RCC_APB1RSTR_TIM6RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM6RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM6RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840878@macro@RCC_APB1RSTR_TIM6RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM6RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM6RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@840978@macro@RCC_APB1RSTR_TIM6RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM6RST",
+ "location": {
+ "column": "9",
+ "line": "9794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM6RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841059@macro@RCC_APB1RSTR_TIM7RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM7RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM7RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841140@macro@RCC_APB1RSTR_TIM7RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM7RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM7RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841240@macro@RCC_APB1RSTR_TIM7RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM7RST",
+ "location": {
+ "column": "9",
+ "line": "9797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM7RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841321@macro@RCC_APB1RSTR_TIM12RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM12RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM12RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841402@macro@RCC_APB1RSTR_TIM12RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM12RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM12RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841502@macro@RCC_APB1RSTR_TIM12RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM12RST",
+ "location": {
+ "column": "9",
+ "line": "9800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM12RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841583@macro@RCC_APB1RSTR_TIM13RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM13RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM13RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841664@macro@RCC_APB1RSTR_TIM13RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM13RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM13RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841764@macro@RCC_APB1RSTR_TIM13RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM13RST",
+ "location": {
+ "column": "9",
+ "line": "9803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM13RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841845@macro@RCC_APB1RSTR_TIM14RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM14RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM14RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@841926@macro@RCC_APB1RSTR_TIM14RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM14RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM14RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842026@macro@RCC_APB1RSTR_TIM14RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_TIM14RST",
+ "location": {
+ "column": "9",
+ "line": "9806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_TIM14RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842107@macro@RCC_APB1RSTR_WWDGRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_WWDGRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_WWDGRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842188@macro@RCC_APB1RSTR_WWDGRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_WWDGRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_WWDGRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842288@macro@RCC_APB1RSTR_WWDGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_WWDGRST",
+ "location": {
+ "column": "9",
+ "line": "9809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_WWDGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842369@macro@RCC_APB1RSTR_SPI2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842450@macro@RCC_APB1RSTR_SPI2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842550@macro@RCC_APB1RSTR_SPI2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI2RST",
+ "location": {
+ "column": "9",
+ "line": "9812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842631@macro@RCC_APB1RSTR_SPI3RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI3RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI3RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842712@macro@RCC_APB1RSTR_SPI3RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI3RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI3RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842812@macro@RCC_APB1RSTR_SPI3RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_SPI3RST",
+ "location": {
+ "column": "9",
+ "line": "9815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_SPI3RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842893@macro@RCC_APB1RSTR_USART2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@842974@macro@RCC_APB1RSTR_USART2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843075@macro@RCC_APB1RSTR_USART2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART2RST",
+ "location": {
+ "column": "9",
+ "line": "9818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843156@macro@RCC_APB1RSTR_USART3RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART3RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART3RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843237@macro@RCC_APB1RSTR_USART3RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART3RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART3RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843338@macro@RCC_APB1RSTR_USART3RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_USART3RST",
+ "location": {
+ "column": "9",
+ "line": "9821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_USART3RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843419@macro@RCC_APB1RSTR_UART4RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART4RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART4RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843500@macro@RCC_APB1RSTR_UART4RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART4RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART4RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843600@macro@RCC_APB1RSTR_UART4RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART4RST",
+ "location": {
+ "column": "9",
+ "line": "9824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART4RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843681@macro@RCC_APB1RSTR_UART5RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART5RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART5RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843762@macro@RCC_APB1RSTR_UART5RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART5RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART5RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843862@macro@RCC_APB1RSTR_UART5RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_UART5RST",
+ "location": {
+ "column": "9",
+ "line": "9827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_UART5RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@843943@macro@RCC_APB1RSTR_I2C1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844024@macro@RCC_APB1RSTR_I2C1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844124@macro@RCC_APB1RSTR_I2C1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C1RST",
+ "location": {
+ "column": "9",
+ "line": "9830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844205@macro@RCC_APB1RSTR_I2C2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844286@macro@RCC_APB1RSTR_I2C2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844386@macro@RCC_APB1RSTR_I2C2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C2RST",
+ "location": {
+ "column": "9",
+ "line": "9833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844467@macro@RCC_APB1RSTR_I2C3RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C3RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C3RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844548@macro@RCC_APB1RSTR_I2C3RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C3RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C3RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844648@macro@RCC_APB1RSTR_I2C3RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_I2C3RST",
+ "location": {
+ "column": "9",
+ "line": "9836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_I2C3RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844729@macro@RCC_APB1RSTR_CAN1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844810@macro@RCC_APB1RSTR_CAN1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844910@macro@RCC_APB1RSTR_CAN1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN1RST",
+ "location": {
+ "column": "9",
+ "line": "9839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@844991@macro@RCC_APB1RSTR_CAN2RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN2RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN2RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845072@macro@RCC_APB1RSTR_CAN2RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN2RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN2RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845172@macro@RCC_APB1RSTR_CAN2RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_CAN2RST",
+ "location": {
+ "column": "9",
+ "line": "9842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_CAN2RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845253@macro@RCC_APB1RSTR_PWRRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_PWRRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_PWRRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845334@macro@RCC_APB1RSTR_PWRRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_PWRRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_PWRRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845434@macro@RCC_APB1RSTR_PWRRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_PWRRST",
+ "location": {
+ "column": "9",
+ "line": "9845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_PWRRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845515@macro@RCC_APB1RSTR_DACRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_DACRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_DACRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845596@macro@RCC_APB1RSTR_DACRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_DACRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_DACRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845696@macro@RCC_APB1RSTR_DACRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1RSTR_DACRST",
+ "location": {
+ "column": "9",
+ "line": "9848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1RSTR_DACRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845861@macro@RCC_APB2RSTR_TIM1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@845942@macro@RCC_APB2RSTR_TIM1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846042@macro@RCC_APB2RSTR_TIM1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM1RST",
+ "location": {
+ "column": "9",
+ "line": "9853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846123@macro@RCC_APB2RSTR_TIM8RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM8RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM8RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846204@macro@RCC_APB2RSTR_TIM8RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM8RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM8RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846304@macro@RCC_APB2RSTR_TIM8RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM8RST",
+ "location": {
+ "column": "9",
+ "line": "9856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM8RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846385@macro@RCC_APB2RSTR_USART1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846466@macro@RCC_APB2RSTR_USART1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846567@macro@RCC_APB2RSTR_USART1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART1RST",
+ "location": {
+ "column": "9",
+ "line": "9859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846648@macro@RCC_APB2RSTR_USART6RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART6RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART6RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846729@macro@RCC_APB2RSTR_USART6RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART6RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART6RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846830@macro@RCC_APB2RSTR_USART6RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_USART6RST",
+ "location": {
+ "column": "9",
+ "line": "9862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_USART6RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846911@macro@RCC_APB2RSTR_ADCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_ADCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_ADCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@846992@macro@RCC_APB2RSTR_ADCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_ADCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_ADCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847092@macro@RCC_APB2RSTR_ADCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_ADCRST",
+ "location": {
+ "column": "9",
+ "line": "9865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_ADCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847173@macro@RCC_APB2RSTR_SDIORST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SDIORST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SDIORST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847254@macro@RCC_APB2RSTR_SDIORST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SDIORST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SDIORST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847354@macro@RCC_APB2RSTR_SDIORST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SDIORST",
+ "location": {
+ "column": "9",
+ "line": "9868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SDIORST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847435@macro@RCC_APB2RSTR_SPI1RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SPI1RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SPI1RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847516@macro@RCC_APB2RSTR_SPI1RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SPI1RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SPI1RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847616@macro@RCC_APB2RSTR_SPI1RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SPI1RST",
+ "location": {
+ "column": "9",
+ "line": "9871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SPI1RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847697@macro@RCC_APB2RSTR_SYSCFGRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SYSCFGRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SYSCFGRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847778@macro@RCC_APB2RSTR_SYSCFGRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SYSCFGRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SYSCFGRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847879@macro@RCC_APB2RSTR_SYSCFGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SYSCFGRST",
+ "location": {
+ "column": "9",
+ "line": "9874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SYSCFGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@847960@macro@RCC_APB2RSTR_TIM9RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM9RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM9RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848041@macro@RCC_APB2RSTR_TIM9RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM9RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM9RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848141@macro@RCC_APB2RSTR_TIM9RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM9RST",
+ "location": {
+ "column": "9",
+ "line": "9877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM9RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848222@macro@RCC_APB2RSTR_TIM10RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM10RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM10RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848303@macro@RCC_APB2RSTR_TIM10RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM10RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM10RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848403@macro@RCC_APB2RSTR_TIM10RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM10RST",
+ "location": {
+ "column": "9",
+ "line": "9880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM10RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848484@macro@RCC_APB2RSTR_TIM11RST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM11RST_Pos",
+ "location": {
+ "column": "9",
+ "line": "9881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM11RST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848565@macro@RCC_APB2RSTR_TIM11RST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM11RST_Msk",
+ "location": {
+ "column": "9",
+ "line": "9882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM11RST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848665@macro@RCC_APB2RSTR_TIM11RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_TIM11RST",
+ "location": {
+ "column": "9",
+ "line": "9883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_TIM11RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848814@macro@RCC_APB2RSTR_SPI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2RSTR_SPI1",
+ "location": {
+ "column": "10",
+ "line": "9886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2RSTR_SPI1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@848964@macro@RCC_AHB1ENR_GPIOAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849045@macro@RCC_AHB1ENR_GPIOAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849145@macro@RCC_AHB1ENR_GPIOAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOAEN",
+ "location": {
+ "column": "9",
+ "line": "9891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849226@macro@RCC_AHB1ENR_GPIOBEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOBEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOBEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849307@macro@RCC_AHB1ENR_GPIOBEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOBEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOBEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849407@macro@RCC_AHB1ENR_GPIOBEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOBEN",
+ "location": {
+ "column": "9",
+ "line": "9894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOBEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849488@macro@RCC_AHB1ENR_GPIOCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849569@macro@RCC_AHB1ENR_GPIOCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849669@macro@RCC_AHB1ENR_GPIOCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOCEN",
+ "location": {
+ "column": "9",
+ "line": "9897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849750@macro@RCC_AHB1ENR_GPIODEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIODEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIODEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849831@macro@RCC_AHB1ENR_GPIODEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIODEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIODEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@849931@macro@RCC_AHB1ENR_GPIODEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIODEN",
+ "location": {
+ "column": "9",
+ "line": "9900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIODEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850012@macro@RCC_AHB1ENR_GPIOEEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOEEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOEEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850093@macro@RCC_AHB1ENR_GPIOEEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOEEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOEEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850193@macro@RCC_AHB1ENR_GPIOEEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOEEN",
+ "location": {
+ "column": "9",
+ "line": "9903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOEEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850274@macro@RCC_AHB1ENR_GPIOFEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOFEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOFEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850355@macro@RCC_AHB1ENR_GPIOFEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOFEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOFEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850455@macro@RCC_AHB1ENR_GPIOFEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOFEN",
+ "location": {
+ "column": "9",
+ "line": "9906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOFEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850536@macro@RCC_AHB1ENR_GPIOGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850617@macro@RCC_AHB1ENR_GPIOGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850717@macro@RCC_AHB1ENR_GPIOGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOGEN",
+ "location": {
+ "column": "9",
+ "line": "9909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850798@macro@RCC_AHB1ENR_GPIOHEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOHEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOHEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850879@macro@RCC_AHB1ENR_GPIOHEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOHEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOHEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@850979@macro@RCC_AHB1ENR_GPIOHEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOHEN",
+ "location": {
+ "column": "9",
+ "line": "9912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOHEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851060@macro@RCC_AHB1ENR_GPIOIEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOIEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOIEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851141@macro@RCC_AHB1ENR_GPIOIEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOIEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOIEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851241@macro@RCC_AHB1ENR_GPIOIEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_GPIOIEN",
+ "location": {
+ "column": "9",
+ "line": "9915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_GPIOIEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851322@macro@RCC_AHB1ENR_CRCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CRCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CRCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851403@macro@RCC_AHB1ENR_CRCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CRCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CRCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851503@macro@RCC_AHB1ENR_CRCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CRCEN",
+ "location": {
+ "column": "9",
+ "line": "9918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CRCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851584@macro@RCC_AHB1ENR_BKPSRAMEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_BKPSRAMEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_BKPSRAMEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851665@macro@RCC_AHB1ENR_BKPSRAMEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_BKPSRAMEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_BKPSRAMEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851765@macro@RCC_AHB1ENR_BKPSRAMEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_BKPSRAMEN",
+ "location": {
+ "column": "9",
+ "line": "9921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_BKPSRAMEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851846@macro@RCC_AHB1ENR_CCMDATARAMEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CCMDATARAMEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CCMDATARAMEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@851927@macro@RCC_AHB1ENR_CCMDATARAMEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CCMDATARAMEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CCMDATARAMEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852030@macro@RCC_AHB1ENR_CCMDATARAMEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_CCMDATARAMEN",
+ "location": {
+ "column": "9",
+ "line": "9924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_CCMDATARAMEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852111@macro@RCC_AHB1ENR_DMA1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852192@macro@RCC_AHB1ENR_DMA1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852292@macro@RCC_AHB1ENR_DMA1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA1EN",
+ "location": {
+ "column": "9",
+ "line": "9927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852373@macro@RCC_AHB1ENR_DMA2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852454@macro@RCC_AHB1ENR_DMA2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852554@macro@RCC_AHB1ENR_DMA2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_DMA2EN",
+ "location": {
+ "column": "9",
+ "line": "9930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_DMA2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852635@macro@RCC_AHB1ENR_ETHMACEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852716@macro@RCC_AHB1ENR_ETHMACEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852816@macro@RCC_AHB1ENR_ETHMACEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACEN",
+ "location": {
+ "column": "9",
+ "line": "9933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852897@macro@RCC_AHB1ENR_ETHMACTXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACTXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACTXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@852978@macro@RCC_AHB1ENR_ETHMACTXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACTXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACTXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853079@macro@RCC_AHB1ENR_ETHMACTXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACTXEN",
+ "location": {
+ "column": "9",
+ "line": "9936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACTXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853160@macro@RCC_AHB1ENR_ETHMACRXEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACRXEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACRXEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853241@macro@RCC_AHB1ENR_ETHMACRXEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACRXEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACRXEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853342@macro@RCC_AHB1ENR_ETHMACRXEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACRXEN",
+ "location": {
+ "column": "9",
+ "line": "9939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACRXEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853423@macro@RCC_AHB1ENR_ETHMACPTPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACPTPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACPTPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853504@macro@RCC_AHB1ENR_ETHMACPTPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACPTPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACPTPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853606@macro@RCC_AHB1ENR_ETHMACPTPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_ETHMACPTPEN",
+ "location": {
+ "column": "9",
+ "line": "9942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_ETHMACPTPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853687@macro@RCC_AHB1ENR_OTGHSEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853768@macro@RCC_AHB1ENR_OTGHSEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853868@macro@RCC_AHB1ENR_OTGHSEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSEN",
+ "location": {
+ "column": "9",
+ "line": "9945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@853949@macro@RCC_AHB1ENR_OTGHSULPIEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSULPIEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSULPIEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854030@macro@RCC_AHB1ENR_OTGHSULPIEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSULPIEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSULPIEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854132@macro@RCC_AHB1ENR_OTGHSULPIEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1ENR_OTGHSULPIEN",
+ "location": {
+ "column": "9",
+ "line": "9948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1ENR_OTGHSULPIEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854401@macro@RCC_AHB2_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "9953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854477@macro@RCC_AHB2ENR_DCMIEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_DCMIEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_DCMIEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854558@macro@RCC_AHB2ENR_DCMIEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_DCMIEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_DCMIEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854658@macro@RCC_AHB2ENR_DCMIEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_DCMIEN",
+ "location": {
+ "column": "9",
+ "line": "9957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_DCMIEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854739@macro@RCC_AHB2ENR_RNGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_RNGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_RNGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854820@macro@RCC_AHB2ENR_RNGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_RNGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_RNGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@854920@macro@RCC_AHB2ENR_RNGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_RNGEN",
+ "location": {
+ "column": "9",
+ "line": "9960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_RNGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855001@macro@RCC_AHB2ENR_OTGFSEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_OTGFSEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_OTGFSEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855082@macro@RCC_AHB2ENR_OTGFSEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_OTGFSEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_OTGFSEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855182@macro@RCC_AHB2ENR_OTGFSEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2ENR_OTGFSEN",
+ "location": {
+ "column": "9",
+ "line": "9963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2ENR_OTGFSEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855453@macro@RCC_AHB3_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "9969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855529@macro@RCC_AHB3ENR_FSMCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3ENR_FSMCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3ENR_FSMCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855610@macro@RCC_AHB3ENR_FSMCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3ENR_FSMCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3ENR_FSMCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855710@macro@RCC_AHB3ENR_FSMCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3ENR_FSMCEN",
+ "location": {
+ "column": "9",
+ "line": "9973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3ENR_FSMCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855875@macro@RCC_APB1ENR_TIM2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@855956@macro@RCC_APB1ENR_TIM2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856056@macro@RCC_APB1ENR_TIM2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM2EN",
+ "location": {
+ "column": "9",
+ "line": "9978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856137@macro@RCC_APB1ENR_TIM3EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM3EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM3EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856218@macro@RCC_APB1ENR_TIM3EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM3EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM3EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856318@macro@RCC_APB1ENR_TIM3EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM3EN",
+ "location": {
+ "column": "9",
+ "line": "9981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM3EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856399@macro@RCC_APB1ENR_TIM4EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM4EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM4EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856480@macro@RCC_APB1ENR_TIM4EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM4EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM4EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856580@macro@RCC_APB1ENR_TIM4EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM4EN",
+ "location": {
+ "column": "9",
+ "line": "9984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM4EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856661@macro@RCC_APB1ENR_TIM5EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM5EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM5EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856742@macro@RCC_APB1ENR_TIM5EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM5EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM5EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856842@macro@RCC_APB1ENR_TIM5EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM5EN",
+ "location": {
+ "column": "9",
+ "line": "9987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM5EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@856923@macro@RCC_APB1ENR_TIM6EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM6EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM6EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857004@macro@RCC_APB1ENR_TIM6EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM6EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM6EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857104@macro@RCC_APB1ENR_TIM6EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM6EN",
+ "location": {
+ "column": "9",
+ "line": "9990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM6EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857185@macro@RCC_APB1ENR_TIM7EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM7EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM7EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857266@macro@RCC_APB1ENR_TIM7EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM7EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM7EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857366@macro@RCC_APB1ENR_TIM7EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM7EN",
+ "location": {
+ "column": "9",
+ "line": "9993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM7EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857447@macro@RCC_APB1ENR_TIM12EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM12EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM12EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857528@macro@RCC_APB1ENR_TIM12EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM12EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM12EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857628@macro@RCC_APB1ENR_TIM12EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM12EN",
+ "location": {
+ "column": "9",
+ "line": "9996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM12EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857709@macro@RCC_APB1ENR_TIM13EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM13EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "9997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM13EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857790@macro@RCC_APB1ENR_TIM13EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM13EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "9998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM13EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857890@macro@RCC_APB1ENR_TIM13EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM13EN",
+ "location": {
+ "column": "9",
+ "line": "9999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM13EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@857971@macro@RCC_APB1ENR_TIM14EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM14EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM14EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858052@macro@RCC_APB1ENR_TIM14EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM14EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM14EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858152@macro@RCC_APB1ENR_TIM14EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_TIM14EN",
+ "location": {
+ "column": "9",
+ "line": "10002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_TIM14EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858233@macro@RCC_APB1ENR_WWDGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_WWDGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_WWDGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858314@macro@RCC_APB1ENR_WWDGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_WWDGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_WWDGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858414@macro@RCC_APB1ENR_WWDGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_WWDGEN",
+ "location": {
+ "column": "9",
+ "line": "10005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_WWDGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858495@macro@RCC_APB1ENR_SPI2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858576@macro@RCC_APB1ENR_SPI2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858676@macro@RCC_APB1ENR_SPI2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI2EN",
+ "location": {
+ "column": "9",
+ "line": "10008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858757@macro@RCC_APB1ENR_SPI3EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI3EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI3EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858838@macro@RCC_APB1ENR_SPI3EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI3EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI3EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@858938@macro@RCC_APB1ENR_SPI3EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_SPI3EN",
+ "location": {
+ "column": "9",
+ "line": "10011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_SPI3EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859019@macro@RCC_APB1ENR_USART2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859100@macro@RCC_APB1ENR_USART2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859200@macro@RCC_APB1ENR_USART2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART2EN",
+ "location": {
+ "column": "9",
+ "line": "10014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859281@macro@RCC_APB1ENR_USART3EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART3EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART3EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859362@macro@RCC_APB1ENR_USART3EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART3EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART3EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859462@macro@RCC_APB1ENR_USART3EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_USART3EN",
+ "location": {
+ "column": "9",
+ "line": "10017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_USART3EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859543@macro@RCC_APB1ENR_UART4EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART4EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART4EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859624@macro@RCC_APB1ENR_UART4EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART4EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART4EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859724@macro@RCC_APB1ENR_UART4EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART4EN",
+ "location": {
+ "column": "9",
+ "line": "10020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART4EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859805@macro@RCC_APB1ENR_UART5EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART5EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART5EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859886@macro@RCC_APB1ENR_UART5EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART5EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART5EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@859986@macro@RCC_APB1ENR_UART5EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_UART5EN",
+ "location": {
+ "column": "9",
+ "line": "10023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_UART5EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860067@macro@RCC_APB1ENR_I2C1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860148@macro@RCC_APB1ENR_I2C1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860248@macro@RCC_APB1ENR_I2C1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C1EN",
+ "location": {
+ "column": "9",
+ "line": "10026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860329@macro@RCC_APB1ENR_I2C2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860410@macro@RCC_APB1ENR_I2C2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860510@macro@RCC_APB1ENR_I2C2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C2EN",
+ "location": {
+ "column": "9",
+ "line": "10029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860591@macro@RCC_APB1ENR_I2C3EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C3EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C3EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860672@macro@RCC_APB1ENR_I2C3EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C3EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C3EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860772@macro@RCC_APB1ENR_I2C3EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_I2C3EN",
+ "location": {
+ "column": "9",
+ "line": "10032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_I2C3EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860853@macro@RCC_APB1ENR_CAN1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@860934@macro@RCC_APB1ENR_CAN1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861034@macro@RCC_APB1ENR_CAN1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN1EN",
+ "location": {
+ "column": "9",
+ "line": "10035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861115@macro@RCC_APB1ENR_CAN2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861196@macro@RCC_APB1ENR_CAN2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861296@macro@RCC_APB1ENR_CAN2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_CAN2EN",
+ "location": {
+ "column": "9",
+ "line": "10038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_CAN2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861377@macro@RCC_APB1ENR_PWREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_PWREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_PWREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861458@macro@RCC_APB1ENR_PWREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_PWREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_PWREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861558@macro@RCC_APB1ENR_PWREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_PWREN",
+ "location": {
+ "column": "9",
+ "line": "10041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_PWREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861639@macro@RCC_APB1ENR_DACEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_DACEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_DACEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861720@macro@RCC_APB1ENR_DACEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_DACEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_DACEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861820@macro@RCC_APB1ENR_DACEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1ENR_DACEN",
+ "location": {
+ "column": "9",
+ "line": "10044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1ENR_DACEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@861985@macro@RCC_APB2ENR_TIM1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862066@macro@RCC_APB2ENR_TIM1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862166@macro@RCC_APB2ENR_TIM1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM1EN",
+ "location": {
+ "column": "9",
+ "line": "10049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862247@macro@RCC_APB2ENR_TIM8EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM8EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM8EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862328@macro@RCC_APB2ENR_TIM8EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM8EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM8EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862428@macro@RCC_APB2ENR_TIM8EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM8EN",
+ "location": {
+ "column": "9",
+ "line": "10052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM8EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862509@macro@RCC_APB2ENR_USART1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862590@macro@RCC_APB2ENR_USART1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862690@macro@RCC_APB2ENR_USART1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART1EN",
+ "location": {
+ "column": "9",
+ "line": "10055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862771@macro@RCC_APB2ENR_USART6EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART6EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART6EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862852@macro@RCC_APB2ENR_USART6EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART6EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART6EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@862952@macro@RCC_APB2ENR_USART6EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_USART6EN",
+ "location": {
+ "column": "9",
+ "line": "10058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_USART6EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863033@macro@RCC_APB2ENR_ADC1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863114@macro@RCC_APB2ENR_ADC1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863214@macro@RCC_APB2ENR_ADC1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC1EN",
+ "location": {
+ "column": "9",
+ "line": "10061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863295@macro@RCC_APB2ENR_ADC2EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC2EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC2EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863376@macro@RCC_APB2ENR_ADC2EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC2EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC2EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863476@macro@RCC_APB2ENR_ADC2EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC2EN",
+ "location": {
+ "column": "9",
+ "line": "10064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC2EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863557@macro@RCC_APB2ENR_ADC3EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC3EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC3EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863638@macro@RCC_APB2ENR_ADC3EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC3EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC3EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863738@macro@RCC_APB2ENR_ADC3EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_ADC3EN",
+ "location": {
+ "column": "9",
+ "line": "10067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_ADC3EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863819@macro@RCC_APB2ENR_SDIOEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SDIOEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SDIOEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@863900@macro@RCC_APB2ENR_SDIOEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SDIOEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SDIOEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864000@macro@RCC_APB2ENR_SDIOEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SDIOEN",
+ "location": {
+ "column": "9",
+ "line": "10070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SDIOEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864081@macro@RCC_APB2ENR_SPI1EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SPI1EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SPI1EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864162@macro@RCC_APB2ENR_SPI1EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SPI1EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SPI1EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864262@macro@RCC_APB2ENR_SPI1EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SPI1EN",
+ "location": {
+ "column": "9",
+ "line": "10073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SPI1EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864343@macro@RCC_APB2ENR_SYSCFGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SYSCFGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SYSCFGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864424@macro@RCC_APB2ENR_SYSCFGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SYSCFGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SYSCFGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864524@macro@RCC_APB2ENR_SYSCFGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_SYSCFGEN",
+ "location": {
+ "column": "9",
+ "line": "10076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_SYSCFGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864605@macro@RCC_APB2ENR_TIM9EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM9EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM9EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864686@macro@RCC_APB2ENR_TIM9EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM9EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM9EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864786@macro@RCC_APB2ENR_TIM9EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM9EN",
+ "location": {
+ "column": "9",
+ "line": "10079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM9EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864867@macro@RCC_APB2ENR_TIM10EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM10EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM10EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@864948@macro@RCC_APB2ENR_TIM10EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM10EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM10EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865048@macro@RCC_APB2ENR_TIM10EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM10EN",
+ "location": {
+ "column": "9",
+ "line": "10082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM10EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865129@macro@RCC_APB2ENR_TIM11EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM11EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM11EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865210@macro@RCC_APB2ENR_TIM11EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM11EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM11EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865310@macro@RCC_APB2ENR_TIM11EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2ENR_TIM11EN",
+ "location": {
+ "column": "9",
+ "line": "10085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2ENR_TIM11EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865475@macro@RCC_AHB1LPENR_GPIOALPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOALPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOALPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865556@macro@RCC_AHB1LPENR_GPIOALPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOALPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOALPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865658@macro@RCC_AHB1LPENR_GPIOALPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOALPEN",
+ "location": {
+ "column": "9",
+ "line": "10090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOALPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865739@macro@RCC_AHB1LPENR_GPIOBLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865820@macro@RCC_AHB1LPENR_GPIOBLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@865922@macro@RCC_AHB1LPENR_GPIOBLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOBLPEN",
+ "location": {
+ "column": "9",
+ "line": "10093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOBLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866003@macro@RCC_AHB1LPENR_GPIOCLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866084@macro@RCC_AHB1LPENR_GPIOCLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866186@macro@RCC_AHB1LPENR_GPIOCLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOCLPEN",
+ "location": {
+ "column": "9",
+ "line": "10096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOCLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866267@macro@RCC_AHB1LPENR_GPIODLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIODLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIODLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866348@macro@RCC_AHB1LPENR_GPIODLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIODLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIODLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866450@macro@RCC_AHB1LPENR_GPIODLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIODLPEN",
+ "location": {
+ "column": "9",
+ "line": "10099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIODLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866531@macro@RCC_AHB1LPENR_GPIOELPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOELPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOELPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866612@macro@RCC_AHB1LPENR_GPIOELPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOELPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOELPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866714@macro@RCC_AHB1LPENR_GPIOELPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOELPEN",
+ "location": {
+ "column": "9",
+ "line": "10102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOELPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866795@macro@RCC_AHB1LPENR_GPIOFLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOFLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOFLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866876@macro@RCC_AHB1LPENR_GPIOFLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOFLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOFLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@866978@macro@RCC_AHB1LPENR_GPIOFLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOFLPEN",
+ "location": {
+ "column": "9",
+ "line": "10105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOFLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867059@macro@RCC_AHB1LPENR_GPIOGLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOGLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOGLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867140@macro@RCC_AHB1LPENR_GPIOGLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOGLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOGLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867242@macro@RCC_AHB1LPENR_GPIOGLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOGLPEN",
+ "location": {
+ "column": "9",
+ "line": "10108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOGLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867323@macro@RCC_AHB1LPENR_GPIOHLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867404@macro@RCC_AHB1LPENR_GPIOHLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867506@macro@RCC_AHB1LPENR_GPIOHLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOHLPEN",
+ "location": {
+ "column": "9",
+ "line": "10111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOHLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867587@macro@RCC_AHB1LPENR_GPIOILPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOILPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOILPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867668@macro@RCC_AHB1LPENR_GPIOILPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOILPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOILPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867770@macro@RCC_AHB1LPENR_GPIOILPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_GPIOILPEN",
+ "location": {
+ "column": "9",
+ "line": "10114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_GPIOILPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867851@macro@RCC_AHB1LPENR_CRCLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_CRCLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_CRCLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@867932@macro@RCC_AHB1LPENR_CRCLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_CRCLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_CRCLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868032@macro@RCC_AHB1LPENR_CRCLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_CRCLPEN",
+ "location": {
+ "column": "9",
+ "line": "10117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_CRCLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868113@macro@RCC_AHB1LPENR_FLITFLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_FLITFLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_FLITFLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868194@macro@RCC_AHB1LPENR_FLITFLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_FLITFLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_FLITFLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868296@macro@RCC_AHB1LPENR_FLITFLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_FLITFLPEN",
+ "location": {
+ "column": "9",
+ "line": "10120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_FLITFLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868377@macro@RCC_AHB1LPENR_SRAM1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868458@macro@RCC_AHB1LPENR_SRAM1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868560@macro@RCC_AHB1LPENR_SRAM1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868641@macro@RCC_AHB1LPENR_SRAM2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868722@macro@RCC_AHB1LPENR_SRAM2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868824@macro@RCC_AHB1LPENR_SRAM2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_SRAM2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_SRAM2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868905@macro@RCC_AHB1LPENR_BKPSRAMLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_BKPSRAMLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_BKPSRAMLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@868986@macro@RCC_AHB1LPENR_BKPSRAMLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_BKPSRAMLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_BKPSRAMLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869090@macro@RCC_AHB1LPENR_BKPSRAMLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_BKPSRAMLPEN",
+ "location": {
+ "column": "9",
+ "line": "10129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_BKPSRAMLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869171@macro@RCC_AHB1LPENR_DMA1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869252@macro@RCC_AHB1LPENR_DMA1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869353@macro@RCC_AHB1LPENR_DMA1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869434@macro@RCC_AHB1LPENR_DMA2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869515@macro@RCC_AHB1LPENR_DMA2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869616@macro@RCC_AHB1LPENR_DMA2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_DMA2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_DMA2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869699@macro@RCC_AHB1LPENR_ETHMACLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869780@macro@RCC_AHB1LPENR_ETHMACLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869883@macro@RCC_AHB1LPENR_ETHMACLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACLPEN",
+ "location": {
+ "column": "9",
+ "line": "10139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@869964@macro@RCC_AHB1LPENR_ETHMACTXLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACTXLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACTXLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870045@macro@RCC_AHB1LPENR_ETHMACTXLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACTXLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACTXLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870150@macro@RCC_AHB1LPENR_ETHMACTXLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACTXLPEN",
+ "location": {
+ "column": "9",
+ "line": "10142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACTXLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870231@macro@RCC_AHB1LPENR_ETHMACRXLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACRXLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACRXLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870312@macro@RCC_AHB1LPENR_ETHMACRXLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACRXLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACRXLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870417@macro@RCC_AHB1LPENR_ETHMACRXLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACRXLPEN",
+ "location": {
+ "column": "9",
+ "line": "10145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACRXLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870498@macro@RCC_AHB1LPENR_ETHMACPTPLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACPTPLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACPTPLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870579@macro@RCC_AHB1LPENR_ETHMACPTPLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACPTPLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACPTPLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870685@macro@RCC_AHB1LPENR_ETHMACPTPLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_ETHMACPTPLPEN",
+ "location": {
+ "column": "9",
+ "line": "10148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_ETHMACPTPLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870766@macro@RCC_AHB1LPENR_OTGHSLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870847@macro@RCC_AHB1LPENR_OTGHSLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@870949@macro@RCC_AHB1LPENR_OTGHSLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSLPEN",
+ "location": {
+ "column": "9",
+ "line": "10151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871030@macro@RCC_AHB1LPENR_OTGHSULPILPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSULPILPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSULPILPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871111@macro@RCC_AHB1LPENR_OTGHSULPILPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSULPILPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSULPILPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871217@macro@RCC_AHB1LPENR_OTGHSULPILPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB1LPENR_OTGHSULPILPEN",
+ "location": {
+ "column": "9",
+ "line": "10154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB1LPENR_OTGHSULPILPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871382@macro@RCC_AHB2LPENR_DCMILPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_DCMILPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_DCMILPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871463@macro@RCC_AHB2LPENR_DCMILPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_DCMILPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_DCMILPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871564@macro@RCC_AHB2LPENR_DCMILPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_DCMILPEN",
+ "location": {
+ "column": "9",
+ "line": "10159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_DCMILPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871645@macro@RCC_AHB2LPENR_RNGLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_RNGLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_RNGLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871726@macro@RCC_AHB2LPENR_RNGLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_RNGLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_RNGLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871826@macro@RCC_AHB2LPENR_RNGLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_RNGLPEN",
+ "location": {
+ "column": "9",
+ "line": "10162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_RNGLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871907@macro@RCC_AHB2LPENR_OTGFSLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@871988@macro@RCC_AHB2LPENR_OTGFSLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872090@macro@RCC_AHB2LPENR_OTGFSLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB2LPENR_OTGFSLPEN",
+ "location": {
+ "column": "9",
+ "line": "10165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB2LPENR_OTGFSLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872255@macro@RCC_AHB3LPENR_FSMCLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3LPENR_FSMCLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3LPENR_FSMCLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872336@macro@RCC_AHB3LPENR_FSMCLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3LPENR_FSMCLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3LPENR_FSMCLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872437@macro@RCC_AHB3LPENR_FSMCLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_AHB3LPENR_FSMCLPEN",
+ "location": {
+ "column": "9",
+ "line": "10170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_AHB3LPENR_FSMCLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872602@macro@RCC_APB1LPENR_TIM2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872683@macro@RCC_APB1LPENR_TIM2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872784@macro@RCC_APB1LPENR_TIM2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872865@macro@RCC_APB1LPENR_TIM3LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM3LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM3LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@872946@macro@RCC_APB1LPENR_TIM3LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM3LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM3LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873047@macro@RCC_APB1LPENR_TIM3LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM3LPEN",
+ "location": {
+ "column": "9",
+ "line": "10178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM3LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873128@macro@RCC_APB1LPENR_TIM4LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM4LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM4LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873209@macro@RCC_APB1LPENR_TIM4LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM4LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM4LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873310@macro@RCC_APB1LPENR_TIM4LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM4LPEN",
+ "location": {
+ "column": "9",
+ "line": "10181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM4LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873391@macro@RCC_APB1LPENR_TIM5LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM5LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM5LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873472@macro@RCC_APB1LPENR_TIM5LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM5LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM5LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873573@macro@RCC_APB1LPENR_TIM5LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM5LPEN",
+ "location": {
+ "column": "9",
+ "line": "10184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM5LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873654@macro@RCC_APB1LPENR_TIM6LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM6LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM6LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873735@macro@RCC_APB1LPENR_TIM6LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM6LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM6LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873836@macro@RCC_APB1LPENR_TIM6LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM6LPEN",
+ "location": {
+ "column": "9",
+ "line": "10187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM6LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873917@macro@RCC_APB1LPENR_TIM7LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM7LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM7LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@873998@macro@RCC_APB1LPENR_TIM7LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM7LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM7LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874099@macro@RCC_APB1LPENR_TIM7LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM7LPEN",
+ "location": {
+ "column": "9",
+ "line": "10190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM7LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874180@macro@RCC_APB1LPENR_TIM12LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM12LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM12LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874261@macro@RCC_APB1LPENR_TIM12LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM12LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM12LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874363@macro@RCC_APB1LPENR_TIM12LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM12LPEN",
+ "location": {
+ "column": "9",
+ "line": "10193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM12LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874444@macro@RCC_APB1LPENR_TIM13LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM13LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM13LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874525@macro@RCC_APB1LPENR_TIM13LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM13LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM13LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874627@macro@RCC_APB1LPENR_TIM13LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM13LPEN",
+ "location": {
+ "column": "9",
+ "line": "10196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM13LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874708@macro@RCC_APB1LPENR_TIM14LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM14LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM14LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874789@macro@RCC_APB1LPENR_TIM14LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM14LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM14LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874891@macro@RCC_APB1LPENR_TIM14LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_TIM14LPEN",
+ "location": {
+ "column": "9",
+ "line": "10199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_TIM14LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@874972@macro@RCC_APB1LPENR_WWDGLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_WWDGLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_WWDGLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875053@macro@RCC_APB1LPENR_WWDGLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_WWDGLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_WWDGLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875154@macro@RCC_APB1LPENR_WWDGLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_WWDGLPEN",
+ "location": {
+ "column": "9",
+ "line": "10202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_WWDGLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875235@macro@RCC_APB1LPENR_SPI2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875316@macro@RCC_APB1LPENR_SPI2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875417@macro@RCC_APB1LPENR_SPI2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875498@macro@RCC_APB1LPENR_SPI3LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI3LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI3LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875579@macro@RCC_APB1LPENR_SPI3LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI3LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI3LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875680@macro@RCC_APB1LPENR_SPI3LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_SPI3LPEN",
+ "location": {
+ "column": "9",
+ "line": "10208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_SPI3LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875761@macro@RCC_APB1LPENR_USART2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875842@macro@RCC_APB1LPENR_USART2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@875945@macro@RCC_APB1LPENR_USART2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876026@macro@RCC_APB1LPENR_USART3LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART3LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART3LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876107@macro@RCC_APB1LPENR_USART3LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART3LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART3LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876210@macro@RCC_APB1LPENR_USART3LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_USART3LPEN",
+ "location": {
+ "column": "9",
+ "line": "10214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_USART3LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876291@macro@RCC_APB1LPENR_UART4LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART4LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART4LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876372@macro@RCC_APB1LPENR_UART4LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART4LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART4LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876474@macro@RCC_APB1LPENR_UART4LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART4LPEN",
+ "location": {
+ "column": "9",
+ "line": "10217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART4LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876555@macro@RCC_APB1LPENR_UART5LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART5LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART5LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876636@macro@RCC_APB1LPENR_UART5LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART5LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART5LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876738@macro@RCC_APB1LPENR_UART5LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_UART5LPEN",
+ "location": {
+ "column": "9",
+ "line": "10220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_UART5LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876819@macro@RCC_APB1LPENR_I2C1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@876900@macro@RCC_APB1LPENR_I2C1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877001@macro@RCC_APB1LPENR_I2C1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877082@macro@RCC_APB1LPENR_I2C2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877163@macro@RCC_APB1LPENR_I2C2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877264@macro@RCC_APB1LPENR_I2C2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877345@macro@RCC_APB1LPENR_I2C3LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C3LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C3LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877426@macro@RCC_APB1LPENR_I2C3LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C3LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C3LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877527@macro@RCC_APB1LPENR_I2C3LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_I2C3LPEN",
+ "location": {
+ "column": "9",
+ "line": "10229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_I2C3LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877608@macro@RCC_APB1LPENR_CAN1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877689@macro@RCC_APB1LPENR_CAN1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877790@macro@RCC_APB1LPENR_CAN1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877871@macro@RCC_APB1LPENR_CAN2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@877952@macro@RCC_APB1LPENR_CAN2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878053@macro@RCC_APB1LPENR_CAN2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_CAN2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_CAN2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878134@macro@RCC_APB1LPENR_PWRLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_PWRLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_PWRLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878215@macro@RCC_APB1LPENR_PWRLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_PWRLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_PWRLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878315@macro@RCC_APB1LPENR_PWRLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_PWRLPEN",
+ "location": {
+ "column": "9",
+ "line": "10238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_PWRLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878396@macro@RCC_APB1LPENR_DACLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_DACLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_DACLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878477@macro@RCC_APB1LPENR_DACLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_DACLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_DACLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878577@macro@RCC_APB1LPENR_DACLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB1LPENR_DACLPEN",
+ "location": {
+ "column": "9",
+ "line": "10241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB1LPENR_DACLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878742@macro@RCC_APB2LPENR_TIM1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878823@macro@RCC_APB2LPENR_TIM1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@878924@macro@RCC_APB2LPENR_TIM1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879005@macro@RCC_APB2LPENR_TIM8LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM8LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM8LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879086@macro@RCC_APB2LPENR_TIM8LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM8LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM8LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879187@macro@RCC_APB2LPENR_TIM8LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM8LPEN",
+ "location": {
+ "column": "9",
+ "line": "10249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM8LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879268@macro@RCC_APB2LPENR_USART1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879349@macro@RCC_APB2LPENR_USART1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879452@macro@RCC_APB2LPENR_USART1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879533@macro@RCC_APB2LPENR_USART6LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART6LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART6LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879614@macro@RCC_APB2LPENR_USART6LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART6LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART6LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879717@macro@RCC_APB2LPENR_USART6LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_USART6LPEN",
+ "location": {
+ "column": "9",
+ "line": "10255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_USART6LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879798@macro@RCC_APB2LPENR_ADC1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879879@macro@RCC_APB2LPENR_ADC1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@879980@macro@RCC_APB2LPENR_ADC1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880061@macro@RCC_APB2LPENR_ADC2LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC2LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC2LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880142@macro@RCC_APB2LPENR_ADC2LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC2LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC2LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880243@macro@RCC_APB2LPENR_ADC2LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC2LPEN",
+ "location": {
+ "column": "9",
+ "line": "10261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC2LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880324@macro@RCC_APB2LPENR_ADC3LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC3LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC3LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880405@macro@RCC_APB2LPENR_ADC3LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC3LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC3LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880506@macro@RCC_APB2LPENR_ADC3LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_ADC3LPEN",
+ "location": {
+ "column": "9",
+ "line": "10264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_ADC3LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880587@macro@RCC_APB2LPENR_SDIOLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SDIOLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SDIOLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880668@macro@RCC_APB2LPENR_SDIOLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SDIOLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SDIOLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880769@macro@RCC_APB2LPENR_SDIOLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SDIOLPEN",
+ "location": {
+ "column": "9",
+ "line": "10267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SDIOLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880850@macro@RCC_APB2LPENR_SPI1LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SPI1LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SPI1LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@880931@macro@RCC_APB2LPENR_SPI1LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SPI1LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SPI1LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881032@macro@RCC_APB2LPENR_SPI1LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SPI1LPEN",
+ "location": {
+ "column": "9",
+ "line": "10270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SPI1LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881113@macro@RCC_APB2LPENR_SYSCFGLPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881194@macro@RCC_APB2LPENR_SYSCFGLPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881297@macro@RCC_APB2LPENR_SYSCFGLPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_SYSCFGLPEN",
+ "location": {
+ "column": "9",
+ "line": "10273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_SYSCFGLPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881378@macro@RCC_APB2LPENR_TIM9LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM9LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM9LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881459@macro@RCC_APB2LPENR_TIM9LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM9LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM9LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881560@macro@RCC_APB2LPENR_TIM9LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM9LPEN",
+ "location": {
+ "column": "9",
+ "line": "10276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM9LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881641@macro@RCC_APB2LPENR_TIM10LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM10LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM10LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881722@macro@RCC_APB2LPENR_TIM10LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM10LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM10LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881824@macro@RCC_APB2LPENR_TIM10LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM10LPEN",
+ "location": {
+ "column": "9",
+ "line": "10279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM10LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881905@macro@RCC_APB2LPENR_TIM11LPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM11LPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM11LPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@881986@macro@RCC_APB2LPENR_TIM11LPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM11LPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM11LPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882088@macro@RCC_APB2LPENR_TIM11LPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_APB2LPENR_TIM11LPEN",
+ "location": {
+ "column": "9",
+ "line": "10282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_APB2LPENR_TIM11LPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882253@macro@RCC_BDCR_LSEON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEON_Pos",
+ "location": {
+ "column": "9",
+ "line": "10285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882334@macro@RCC_BDCR_LSEON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEON_Msk",
+ "location": {
+ "column": "9",
+ "line": "10286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882434@macro@RCC_BDCR_LSEON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEON",
+ "location": {
+ "column": "9",
+ "line": "10287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882515@macro@RCC_BDCR_LSERDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSERDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "10288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSERDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882596@macro@RCC_BDCR_LSERDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSERDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "10289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSERDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882696@macro@RCC_BDCR_LSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSERDY",
+ "location": {
+ "column": "9",
+ "line": "10290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882777@macro@RCC_BDCR_LSEBYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEBYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "10291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEBYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882858@macro@RCC_BDCR_LSEBYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEBYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "10292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEBYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@882958@macro@RCC_BDCR_LSEBYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_LSEBYP",
+ "location": {
+ "column": "9",
+ "line": "10293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_LSEBYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883041@macro@RCC_BDCR_RTCSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883122@macro@RCC_BDCR_RTCSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883222@macro@RCC_BDCR_RTCSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCSEL",
+ "location": {
+ "column": "9",
+ "line": "10297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883303@macro@RCC_BDCR_RTCSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCSEL_0",
+ "location": {
+ "column": "9",
+ "line": "10298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883403@macro@RCC_BDCR_RTCSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCSEL_1",
+ "location": {
+ "column": "9",
+ "line": "10299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883505@macro@RCC_BDCR_RTCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883586@macro@RCC_BDCR_RTCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883686@macro@RCC_BDCR_RTCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCEN",
+ "location": {
+ "column": "9",
+ "line": "10303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_RTCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883767@macro@RCC_BDCR_BDRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_BDRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "10304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_BDRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883848@macro@RCC_BDCR_BDRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_BDRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "10305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_BDRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@883948@macro@RCC_BDCR_BDRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_BDRST",
+ "location": {
+ "column": "9",
+ "line": "10306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_BDCR_BDRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884113@macro@RCC_CSR_LSION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSION_Pos",
+ "location": {
+ "column": "9",
+ "line": "10309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884194@macro@RCC_CSR_LSION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSION_Msk",
+ "location": {
+ "column": "9",
+ "line": "10310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884294@macro@RCC_CSR_LSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSION",
+ "location": {
+ "column": "9",
+ "line": "10311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884375@macro@RCC_CSR_LSIRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSIRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "10312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSIRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884456@macro@RCC_CSR_LSIRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSIRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "10313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSIRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884556@macro@RCC_CSR_LSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSIRDY",
+ "location": {
+ "column": "9",
+ "line": "10314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884637@macro@RCC_CSR_RMVF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_RMVF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_RMVF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884718@macro@RCC_CSR_RMVF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_RMVF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_RMVF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884818@macro@RCC_CSR_RMVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_RMVF",
+ "location": {
+ "column": "9",
+ "line": "10317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_RMVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884899@macro@RCC_CSR_BORRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_BORRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_BORRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@884980@macro@RCC_CSR_BORRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_BORRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_BORRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885080@macro@RCC_CSR_BORRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_BORRSTF",
+ "location": {
+ "column": "9",
+ "line": "10320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_BORRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885161@macro@RCC_CSR_PINRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PINRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PINRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885211@macro@RCC_CSR_PINRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PINRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PINRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885311@macro@RCC_CSR_PINRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PINRSTF",
+ "location": {
+ "column": "9",
+ "line": "10323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PINRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885375@macro@RCC_CSR_PORRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PORRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PORRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885456@macro@RCC_CSR_PORRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PORRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PORRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885556@macro@RCC_CSR_PORRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PORRSTF",
+ "location": {
+ "column": "9",
+ "line": "10326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PORRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885637@macro@RCC_CSR_SFTRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_SFTRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_SFTRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885718@macro@RCC_CSR_SFTRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_SFTRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_SFTRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885818@macro@RCC_CSR_SFTRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_SFTRSTF",
+ "location": {
+ "column": "9",
+ "line": "10329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_SFTRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885899@macro@RCC_CSR_IWDGRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_IWDGRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_IWDGRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@885949@macro@RCC_CSR_IWDGRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_IWDGRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_IWDGRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886049@macro@RCC_CSR_IWDGRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_IWDGRSTF",
+ "location": {
+ "column": "9",
+ "line": "10332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_IWDGRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886114@macro@RCC_CSR_WWDGRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_WWDGRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_WWDGRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886195@macro@RCC_CSR_WWDGRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_WWDGRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_WWDGRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886295@macro@RCC_CSR_WWDGRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_WWDGRSTF",
+ "location": {
+ "column": "9",
+ "line": "10335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_WWDGRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886376@macro@RCC_CSR_LPWRRSTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LPWRRSTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LPWRRSTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886457@macro@RCC_CSR_LPWRRSTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LPWRRSTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LPWRRSTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886557@macro@RCC_CSR_LPWRRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LPWRRSTF",
+ "location": {
+ "column": "9",
+ "line": "10338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_LPWRRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886644@macro@RCC_CSR_PADRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_PADRSTF",
+ "location": {
+ "column": "9",
+ "line": "10340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_PADRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886704@macro@RCC_CSR_WDGRSTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_WDGRSTF",
+ "location": {
+ "column": "9",
+ "line": "10341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_CSR_WDGRSTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886849@macro@RCC_SSCGR_MODPER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_MODPER_Pos",
+ "location": {
+ "column": "9",
+ "line": "10344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_MODPER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@886930@macro@RCC_SSCGR_MODPER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_MODPER_Msk",
+ "location": {
+ "column": "9",
+ "line": "10345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_MODPER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887030@macro@RCC_SSCGR_MODPER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_MODPER",
+ "location": {
+ "column": "9",
+ "line": "10346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_MODPER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887111@macro@RCC_SSCGR_INCSTEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_INCSTEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "10347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_INCSTEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887192@macro@RCC_SSCGR_INCSTEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_INCSTEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "10348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_INCSTEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887292@macro@RCC_SSCGR_INCSTEP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_INCSTEP",
+ "location": {
+ "column": "9",
+ "line": "10349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_INCSTEP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887373@macro@RCC_SSCGR_SPREADSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SPREADSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SPREADSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887454@macro@RCC_SSCGR_SPREADSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SPREADSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SPREADSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887554@macro@RCC_SSCGR_SPREADSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SPREADSEL",
+ "location": {
+ "column": "9",
+ "line": "10352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SPREADSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887635@macro@RCC_SSCGR_SSCGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SSCGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SSCGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887716@macro@RCC_SSCGR_SSCGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SSCGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SSCGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887816@macro@RCC_SSCGR_SSCGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SSCGR_SSCGEN",
+ "location": {
+ "column": "9",
+ "line": "10355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_SSCGR_SSCGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@887981@macro@RCC_PLLI2SCFGR_PLLI2SN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888062@macro@RCC_PLLI2SCFGR_PLLI2SN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888165@macro@RCC_PLLI2SCFGR_PLLI2SN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN",
+ "location": {
+ "column": "9",
+ "line": "10360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888246@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
+ "location": {
+ "column": "9",
+ "line": "10361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888349@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
+ "location": {
+ "column": "9",
+ "line": "10362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888452@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
+ "location": {
+ "column": "9",
+ "line": "10363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888555@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
+ "location": {
+ "column": "9",
+ "line": "10364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888658@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
+ "location": {
+ "column": "9",
+ "line": "10365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888761@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
+ "location": {
+ "column": "9",
+ "line": "10366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888864@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
+ "location": {
+ "column": "9",
+ "line": "10367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@888967@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
+ "location": {
+ "column": "9",
+ "line": "10368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889070@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
+ "location": {
+ "column": "9",
+ "line": "10369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889175@macro@RCC_PLLI2SCFGR_PLLI2SR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
+ "location": {
+ "column": "9",
+ "line": "10371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889256@macro@RCC_PLLI2SCFGR_PLLI2SR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
+ "location": {
+ "column": "9",
+ "line": "10372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889357@macro@RCC_PLLI2SCFGR_PLLI2SR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR",
+ "location": {
+ "column": "9",
+ "line": "10373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889438@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
+ "location": {
+ "column": "9",
+ "line": "10374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889539@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
+ "location": {
+ "column": "9",
+ "line": "10375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@889640@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
+ "location": {
+ "column": "9",
+ "line": "10376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890237@macro@RNG_CR_RNGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_RNGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "10385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_RNGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890318@macro@RNG_CR_RNGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_RNGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "10386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_RNGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890418@macro@RNG_CR_RNGEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_RNGEN",
+ "location": {
+ "column": "9",
+ "line": "10387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_RNGEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890499@macro@RNG_CR_IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890580@macro@RNG_CR_IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890680@macro@RNG_CR_IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_CR_IE",
+ "location": {
+ "column": "9",
+ "line": "10390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_CR_IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890845@macro@RNG_SR_DRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_DRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "10393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_DRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@890926@macro@RNG_SR_DRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_DRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "10394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_DRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891026@macro@RNG_SR_DRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_DRDY",
+ "location": {
+ "column": "9",
+ "line": "10395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_DRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891107@macro@RNG_SR_CECS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CECS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CECS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891188@macro@RNG_SR_CECS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CECS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CECS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891288@macro@RNG_SR_CECS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CECS",
+ "location": {
+ "column": "9",
+ "line": "10398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CECS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891369@macro@RNG_SR_SECS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SECS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SECS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891450@macro@RNG_SR_SECS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SECS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SECS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891550@macro@RNG_SR_SECS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SECS",
+ "location": {
+ "column": "9",
+ "line": "10401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SECS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891631@macro@RNG_SR_CEIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CEIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CEIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891712@macro@RNG_SR_CEIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CEIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CEIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891812@macro@RNG_SR_CEIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_CEIS",
+ "location": {
+ "column": "9",
+ "line": "10404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_CEIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891893@macro@RNG_SR_SEIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SEIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SEIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@891974@macro@RNG_SR_SEIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SEIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SEIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@892074@macro@RNG_SR_SEIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RNG_SR_SEIS",
+ "location": {
+ "column": "9",
+ "line": "10407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RNG_SR_SEIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@892674@macro@RTC_TAMPER2_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPER2_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "10417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAMPER2_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@892737@macro@RTC_AF2_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_AF2_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "10418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_AF2_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@892893@macro@RTC_TR_PM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_PM_Pos",
+ "location": {
+ "column": "9",
+ "line": "10420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_PM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@892974@macro@RTC_TR_PM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_PM_Msk",
+ "location": {
+ "column": "9",
+ "line": "10421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_PM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893074@macro@RTC_TR_PM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_PM",
+ "location": {
+ "column": "9",
+ "line": "10422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_PM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893155@macro@RTC_TR_HT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893236@macro@RTC_TR_HT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893336@macro@RTC_TR_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HT",
+ "location": {
+ "column": "9",
+ "line": "10425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893417@macro@RTC_TR_HT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HT_0",
+ "location": {
+ "column": "9",
+ "line": "10426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893517@macro@RTC_TR_HT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HT_1",
+ "location": {
+ "column": "9",
+ "line": "10427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893617@macro@RTC_TR_HU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893698@macro@RTC_TR_HU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893798@macro@RTC_TR_HU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU",
+ "location": {
+ "column": "9",
+ "line": "10430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893879@macro@RTC_TR_HU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_0",
+ "location": {
+ "column": "9",
+ "line": "10431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@893979@macro@RTC_TR_HU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_1",
+ "location": {
+ "column": "9",
+ "line": "10432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894079@macro@RTC_TR_HU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_2",
+ "location": {
+ "column": "9",
+ "line": "10433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894179@macro@RTC_TR_HU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_HU_3",
+ "location": {
+ "column": "9",
+ "line": "10434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_HU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894279@macro@RTC_TR_MNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894360@macro@RTC_TR_MNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894460@macro@RTC_TR_MNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT",
+ "location": {
+ "column": "9",
+ "line": "10437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894541@macro@RTC_TR_MNT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT_0",
+ "location": {
+ "column": "9",
+ "line": "10438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894641@macro@RTC_TR_MNT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT_1",
+ "location": {
+ "column": "9",
+ "line": "10439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894741@macro@RTC_TR_MNT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNT_2",
+ "location": {
+ "column": "9",
+ "line": "10440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894841@macro@RTC_TR_MNU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@894922@macro@RTC_TR_MNU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895022@macro@RTC_TR_MNU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU",
+ "location": {
+ "column": "9",
+ "line": "10443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895103@macro@RTC_TR_MNU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_0",
+ "location": {
+ "column": "9",
+ "line": "10444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895203@macro@RTC_TR_MNU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_1",
+ "location": {
+ "column": "9",
+ "line": "10445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895303@macro@RTC_TR_MNU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_2",
+ "location": {
+ "column": "9",
+ "line": "10446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895403@macro@RTC_TR_MNU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_MNU_3",
+ "location": {
+ "column": "9",
+ "line": "10447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_MNU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895503@macro@RTC_TR_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "10448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895584@macro@RTC_TR_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "10449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895684@macro@RTC_TR_ST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST",
+ "location": {
+ "column": "9",
+ "line": "10450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895765@macro@RTC_TR_ST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST_0",
+ "location": {
+ "column": "9",
+ "line": "10451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895865@macro@RTC_TR_ST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST_1",
+ "location": {
+ "column": "9",
+ "line": "10452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@895965@macro@RTC_TR_ST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_ST_2",
+ "location": {
+ "column": "9",
+ "line": "10453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_ST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896065@macro@RTC_TR_SU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896146@macro@RTC_TR_SU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896246@macro@RTC_TR_SU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU",
+ "location": {
+ "column": "9",
+ "line": "10456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896327@macro@RTC_TR_SU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_0",
+ "location": {
+ "column": "9",
+ "line": "10457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896427@macro@RTC_TR_SU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_1",
+ "location": {
+ "column": "9",
+ "line": "10458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896527@macro@RTC_TR_SU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_2",
+ "location": {
+ "column": "9",
+ "line": "10459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896627@macro@RTC_TR_SU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TR_SU_3",
+ "location": {
+ "column": "9",
+ "line": "10460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TR_SU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896811@macro@RTC_DR_YT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896892@macro@RTC_DR_YT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@896992@macro@RTC_DR_YT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT",
+ "location": {
+ "column": "9",
+ "line": "10465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897073@macro@RTC_DR_YT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_0",
+ "location": {
+ "column": "9",
+ "line": "10466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897173@macro@RTC_DR_YT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_1",
+ "location": {
+ "column": "9",
+ "line": "10467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897273@macro@RTC_DR_YT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_2",
+ "location": {
+ "column": "9",
+ "line": "10468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897373@macro@RTC_DR_YT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YT_3",
+ "location": {
+ "column": "9",
+ "line": "10469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897473@macro@RTC_DR_YU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897554@macro@RTC_DR_YU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897654@macro@RTC_DR_YU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU",
+ "location": {
+ "column": "9",
+ "line": "10472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897735@macro@RTC_DR_YU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_0",
+ "location": {
+ "column": "9",
+ "line": "10473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897835@macro@RTC_DR_YU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_1",
+ "location": {
+ "column": "9",
+ "line": "10474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@897935@macro@RTC_DR_YU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_2",
+ "location": {
+ "column": "9",
+ "line": "10475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898035@macro@RTC_DR_YU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_YU_3",
+ "location": {
+ "column": "9",
+ "line": "10476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_YU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898135@macro@RTC_DR_WDU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898216@macro@RTC_DR_WDU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898316@macro@RTC_DR_WDU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU",
+ "location": {
+ "column": "9",
+ "line": "10479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898397@macro@RTC_DR_WDU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU_0",
+ "location": {
+ "column": "9",
+ "line": "10480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898497@macro@RTC_DR_WDU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU_1",
+ "location": {
+ "column": "9",
+ "line": "10481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898597@macro@RTC_DR_WDU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_WDU_2",
+ "location": {
+ "column": "9",
+ "line": "10482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_WDU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898697@macro@RTC_DR_MT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898778@macro@RTC_DR_MT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898878@macro@RTC_DR_MT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MT",
+ "location": {
+ "column": "9",
+ "line": "10485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@898959@macro@RTC_DR_MU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899040@macro@RTC_DR_MU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899140@macro@RTC_DR_MU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU",
+ "location": {
+ "column": "9",
+ "line": "10488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899221@macro@RTC_DR_MU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_0",
+ "location": {
+ "column": "9",
+ "line": "10489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899321@macro@RTC_DR_MU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_1",
+ "location": {
+ "column": "9",
+ "line": "10490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899421@macro@RTC_DR_MU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_2",
+ "location": {
+ "column": "9",
+ "line": "10491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899521@macro@RTC_DR_MU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_MU_3",
+ "location": {
+ "column": "9",
+ "line": "10492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_MU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899621@macro@RTC_DR_DT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899702@macro@RTC_DR_DT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899802@macro@RTC_DR_DT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DT",
+ "location": {
+ "column": "9",
+ "line": "10495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899883@macro@RTC_DR_DT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DT_0",
+ "location": {
+ "column": "9",
+ "line": "10496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@899983@macro@RTC_DR_DT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DT_1",
+ "location": {
+ "column": "9",
+ "line": "10497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900083@macro@RTC_DR_DU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900164@macro@RTC_DR_DU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900264@macro@RTC_DR_DU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU",
+ "location": {
+ "column": "9",
+ "line": "10500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900345@macro@RTC_DR_DU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_0",
+ "location": {
+ "column": "9",
+ "line": "10501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900445@macro@RTC_DR_DU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_1",
+ "location": {
+ "column": "9",
+ "line": "10502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900545@macro@RTC_DR_DU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_2",
+ "location": {
+ "column": "9",
+ "line": "10503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900645@macro@RTC_DR_DU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_DR_DU_3",
+ "location": {
+ "column": "9",
+ "line": "10504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_DR_DU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900829@macro@RTC_CR_COE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@900910@macro@RTC_CR_COE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901010@macro@RTC_CR_COE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COE",
+ "location": {
+ "column": "9",
+ "line": "10509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901091@macro@RTC_CR_OSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_OSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_OSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901172@macro@RTC_CR_OSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_OSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_OSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901272@macro@RTC_CR_OSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_OSEL",
+ "location": {
+ "column": "9",
+ "line": "10512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_OSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901353@macro@RTC_CR_OSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_OSEL_0",
+ "location": {
+ "column": "9",
+ "line": "10513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_OSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901453@macro@RTC_CR_OSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_OSEL_1",
+ "location": {
+ "column": "9",
+ "line": "10514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_OSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901553@macro@RTC_CR_POL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_POL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_POL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901634@macro@RTC_CR_POL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_POL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_POL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901734@macro@RTC_CR_POL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_POL",
+ "location": {
+ "column": "9",
+ "line": "10517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_POL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901815@macro@RTC_CR_COSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901896@macro@RTC_CR_COSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@901996@macro@RTC_CR_COSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_COSEL",
+ "location": {
+ "column": "9",
+ "line": "10520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_COSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902077@macro@RTC_CR_BKP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BKP_Pos",
+ "location": {
+ "column": "9",
+ "line": "10521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BKP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902158@macro@RTC_CR_BKP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BKP_Msk",
+ "location": {
+ "column": "9",
+ "line": "10522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BKP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902258@macro@RTC_CR_BKP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BKP",
+ "location": {
+ "column": "9",
+ "line": "10523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BKP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902339@macro@RTC_CR_SUB1H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_SUB1H_Pos",
+ "location": {
+ "column": "9",
+ "line": "10524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_SUB1H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902420@macro@RTC_CR_SUB1H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_SUB1H_Msk",
+ "location": {
+ "column": "9",
+ "line": "10525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_SUB1H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902520@macro@RTC_CR_SUB1H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_SUB1H",
+ "location": {
+ "column": "9",
+ "line": "10526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_SUB1H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902601@macro@RTC_CR_ADD1H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ADD1H_Pos",
+ "location": {
+ "column": "9",
+ "line": "10527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ADD1H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902682@macro@RTC_CR_ADD1H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ADD1H_Msk",
+ "location": {
+ "column": "9",
+ "line": "10528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ADD1H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902782@macro@RTC_CR_ADD1H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ADD1H",
+ "location": {
+ "column": "9",
+ "line": "10529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ADD1H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902863@macro@RTC_CR_TSIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@902944@macro@RTC_CR_TSIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903044@macro@RTC_CR_TSIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSIE",
+ "location": {
+ "column": "9",
+ "line": "10532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903125@macro@RTC_CR_WUTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903206@macro@RTC_CR_WUTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903306@macro@RTC_CR_WUTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTIE",
+ "location": {
+ "column": "9",
+ "line": "10535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903387@macro@RTC_CR_ALRBIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903468@macro@RTC_CR_ALRBIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903568@macro@RTC_CR_ALRBIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBIE",
+ "location": {
+ "column": "9",
+ "line": "10538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903649@macro@RTC_CR_ALRAIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903730@macro@RTC_CR_ALRAIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903830@macro@RTC_CR_ALRAIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAIE",
+ "location": {
+ "column": "9",
+ "line": "10541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903911@macro@RTC_CR_TSE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@903992@macro@RTC_CR_TSE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904092@macro@RTC_CR_TSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSE",
+ "location": {
+ "column": "9",
+ "line": "10544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904173@macro@RTC_CR_WUTE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904254@macro@RTC_CR_WUTE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904354@macro@RTC_CR_WUTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUTE",
+ "location": {
+ "column": "9",
+ "line": "10547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904435@macro@RTC_CR_ALRBE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904516@macro@RTC_CR_ALRBE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904616@macro@RTC_CR_ALRBE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRBE",
+ "location": {
+ "column": "9",
+ "line": "10550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRBE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904697@macro@RTC_CR_ALRAE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904778@macro@RTC_CR_ALRAE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904878@macro@RTC_CR_ALRAE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_ALRAE",
+ "location": {
+ "column": "9",
+ "line": "10553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_ALRAE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@904959@macro@RTC_CR_DCE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_DCE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_DCE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905040@macro@RTC_CR_DCE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_DCE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_DCE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905140@macro@RTC_CR_DCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_DCE",
+ "location": {
+ "column": "9",
+ "line": "10556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_DCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905221@macro@RTC_CR_FMT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_FMT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_FMT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905302@macro@RTC_CR_FMT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_FMT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_FMT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905402@macro@RTC_CR_FMT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_FMT",
+ "location": {
+ "column": "9",
+ "line": "10559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_FMT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905483@macro@RTC_CR_BYPSHAD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BYPSHAD_Pos",
+ "location": {
+ "column": "9",
+ "line": "10560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BYPSHAD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905564@macro@RTC_CR_BYPSHAD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BYPSHAD_Msk",
+ "location": {
+ "column": "9",
+ "line": "10561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BYPSHAD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905664@macro@RTC_CR_BYPSHAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BYPSHAD",
+ "location": {
+ "column": "9",
+ "line": "10562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BYPSHAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905745@macro@RTC_CR_REFCKON_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_REFCKON_Pos",
+ "location": {
+ "column": "9",
+ "line": "10563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_REFCKON_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905826@macro@RTC_CR_REFCKON_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_REFCKON_Msk",
+ "location": {
+ "column": "9",
+ "line": "10564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_REFCKON_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@905926@macro@RTC_CR_REFCKON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_REFCKON",
+ "location": {
+ "column": "9",
+ "line": "10565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_REFCKON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906007@macro@RTC_CR_TSEDGE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSEDGE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSEDGE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906088@macro@RTC_CR_TSEDGE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSEDGE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSEDGE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906188@macro@RTC_CR_TSEDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_TSEDGE",
+ "location": {
+ "column": "9",
+ "line": "10568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_TSEDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906269@macro@RTC_CR_WUCKSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906350@macro@RTC_CR_WUCKSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906450@macro@RTC_CR_WUCKSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL",
+ "location": {
+ "column": "9",
+ "line": "10571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906531@macro@RTC_CR_WUCKSEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL_0",
+ "location": {
+ "column": "9",
+ "line": "10572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906631@macro@RTC_CR_WUCKSEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL_1",
+ "location": {
+ "column": "9",
+ "line": "10573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906731@macro@RTC_CR_WUCKSEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_WUCKSEL_2",
+ "location": {
+ "column": "9",
+ "line": "10574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_WUCKSEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906855@macro@RTC_CR_BCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CR_BCK",
+ "location": {
+ "column": "9",
+ "line": "10577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CR_BCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@906990@macro@RTC_ISR_RECALPF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RECALPF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RECALPF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907071@macro@RTC_ISR_RECALPF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RECALPF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RECALPF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907171@macro@RTC_ISR_RECALPF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RECALPF",
+ "location": {
+ "column": "9",
+ "line": "10582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RECALPF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907252@macro@RTC_ISR_TAMP1F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP1F_Pos",
+ "location": {
+ "column": "9",
+ "line": "10583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP1F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907333@macro@RTC_ISR_TAMP1F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP1F_Msk",
+ "location": {
+ "column": "9",
+ "line": "10584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP1F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907433@macro@RTC_ISR_TAMP1F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP1F",
+ "location": {
+ "column": "9",
+ "line": "10585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP1F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907514@macro@RTC_ISR_TAMP2F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP2F_Pos",
+ "location": {
+ "column": "9",
+ "line": "10586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP2F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907595@macro@RTC_ISR_TAMP2F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP2F_Msk",
+ "location": {
+ "column": "9",
+ "line": "10587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP2F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907695@macro@RTC_ISR_TAMP2F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TAMP2F",
+ "location": {
+ "column": "9",
+ "line": "10588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TAMP2F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907776@macro@RTC_ISR_TSOVF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSOVF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSOVF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907857@macro@RTC_ISR_TSOVF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSOVF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSOVF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@907957@macro@RTC_ISR_TSOVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSOVF",
+ "location": {
+ "column": "9",
+ "line": "10591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSOVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908038@macro@RTC_ISR_TSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908119@macro@RTC_ISR_TSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908219@macro@RTC_ISR_TSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_TSF",
+ "location": {
+ "column": "9",
+ "line": "10594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_TSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908300@macro@RTC_ISR_WUTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908381@macro@RTC_ISR_WUTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908481@macro@RTC_ISR_WUTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTF",
+ "location": {
+ "column": "9",
+ "line": "10597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908562@macro@RTC_ISR_ALRBF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908643@macro@RTC_ISR_ALRBF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908743@macro@RTC_ISR_ALRBF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBF",
+ "location": {
+ "column": "9",
+ "line": "10600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908824@macro@RTC_ISR_ALRAF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@908905@macro@RTC_ISR_ALRAF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909005@macro@RTC_ISR_ALRAF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAF",
+ "location": {
+ "column": "9",
+ "line": "10603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909086@macro@RTC_ISR_INIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909167@macro@RTC_ISR_INIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909267@macro@RTC_ISR_INIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INIT",
+ "location": {
+ "column": "9",
+ "line": "10606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909348@macro@RTC_ISR_INITF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909429@macro@RTC_ISR_INITF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909529@macro@RTC_ISR_INITF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITF",
+ "location": {
+ "column": "9",
+ "line": "10609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909610@macro@RTC_ISR_RSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909691@macro@RTC_ISR_RSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909791@macro@RTC_ISR_RSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_RSF",
+ "location": {
+ "column": "9",
+ "line": "10612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_RSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909872@macro@RTC_ISR_INITS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@909953@macro@RTC_ISR_INITS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910053@macro@RTC_ISR_INITS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_INITS",
+ "location": {
+ "column": "9",
+ "line": "10615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_INITS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910134@macro@RTC_ISR_SHPF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_SHPF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_SHPF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910215@macro@RTC_ISR_SHPF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_SHPF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_SHPF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910315@macro@RTC_ISR_SHPF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_SHPF",
+ "location": {
+ "column": "9",
+ "line": "10618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_SHPF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910396@macro@RTC_ISR_WUTWF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTWF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTWF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910477@macro@RTC_ISR_WUTWF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTWF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTWF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910577@macro@RTC_ISR_WUTWF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_WUTWF",
+ "location": {
+ "column": "9",
+ "line": "10621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_WUTWF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910658@macro@RTC_ISR_ALRBWF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBWF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBWF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910739@macro@RTC_ISR_ALRBWF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBWF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBWF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910839@macro@RTC_ISR_ALRBWF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRBWF",
+ "location": {
+ "column": "9",
+ "line": "10624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRBWF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@910920@macro@RTC_ISR_ALRAWF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAWF_Pos",
+ "location": {
+ "column": "9",
+ "line": "10625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAWF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911001@macro@RTC_ISR_ALRAWF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAWF_Msk",
+ "location": {
+ "column": "9",
+ "line": "10626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAWF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911101@macro@RTC_ISR_ALRAWF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ISR_ALRAWF",
+ "location": {
+ "column": "9",
+ "line": "10627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ISR_ALRAWF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911266@macro@RTC_PRER_PREDIV_A_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_A_Pos",
+ "location": {
+ "column": "9",
+ "line": "10630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_A_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911347@macro@RTC_PRER_PREDIV_A_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_A_Msk",
+ "location": {
+ "column": "9",
+ "line": "10631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_A_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911447@macro@RTC_PRER_PREDIV_A",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_A",
+ "location": {
+ "column": "9",
+ "line": "10632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_A",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911528@macro@RTC_PRER_PREDIV_S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_S_Pos",
+ "location": {
+ "column": "9",
+ "line": "10633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911609@macro@RTC_PRER_PREDIV_S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_S_Msk",
+ "location": {
+ "column": "9",
+ "line": "10634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911709@macro@RTC_PRER_PREDIV_S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_PRER_PREDIV_S",
+ "location": {
+ "column": "9",
+ "line": "10635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_PRER_PREDIV_S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911874@macro@RTC_WUTR_WUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WUTR_WUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WUTR_WUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@911955@macro@RTC_WUTR_WUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WUTR_WUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WUTR_WUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912055@macro@RTC_WUTR_WUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WUTR_WUT",
+ "location": {
+ "column": "9",
+ "line": "10640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WUTR_WUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912220@macro@RTC_CALIBR_DCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912301@macro@RTC_CALIBR_DCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912401@macro@RTC_CALIBR_DCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DCS",
+ "location": {
+ "column": "9",
+ "line": "10645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912482@macro@RTC_CALIBR_DC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DC_Pos",
+ "location": {
+ "column": "9",
+ "line": "10646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912563@macro@RTC_CALIBR_DC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DC_Msk",
+ "location": {
+ "column": "9",
+ "line": "10647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912663@macro@RTC_CALIBR_DC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALIBR_DC",
+ "location": {
+ "column": "9",
+ "line": "10648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALIBR_DC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912828@macro@RTC_ALRMAR_MSK4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK4_Pos",
+ "location": {
+ "column": "9",
+ "line": "10651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@912909@macro@RTC_ALRMAR_MSK4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK4_Msk",
+ "location": {
+ "column": "9",
+ "line": "10652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913009@macro@RTC_ALRMAR_MSK4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK4",
+ "location": {
+ "column": "9",
+ "line": "10653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913090@macro@RTC_ALRMAR_WDSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_WDSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_WDSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913171@macro@RTC_ALRMAR_WDSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_WDSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_WDSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913271@macro@RTC_ALRMAR_WDSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_WDSEL",
+ "location": {
+ "column": "9",
+ "line": "10656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_WDSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913352@macro@RTC_ALRMAR_DT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913433@macro@RTC_ALRMAR_DT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913533@macro@RTC_ALRMAR_DT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DT",
+ "location": {
+ "column": "9",
+ "line": "10659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913614@macro@RTC_ALRMAR_DT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DT_0",
+ "location": {
+ "column": "9",
+ "line": "10660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913714@macro@RTC_ALRMAR_DT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DT_1",
+ "location": {
+ "column": "9",
+ "line": "10661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913814@macro@RTC_ALRMAR_DU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913895@macro@RTC_ALRMAR_DU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@913995@macro@RTC_ALRMAR_DU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU",
+ "location": {
+ "column": "9",
+ "line": "10664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914076@macro@RTC_ALRMAR_DU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_0",
+ "location": {
+ "column": "9",
+ "line": "10665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914176@macro@RTC_ALRMAR_DU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_1",
+ "location": {
+ "column": "9",
+ "line": "10666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914276@macro@RTC_ALRMAR_DU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_2",
+ "location": {
+ "column": "9",
+ "line": "10667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914376@macro@RTC_ALRMAR_DU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_DU_3",
+ "location": {
+ "column": "9",
+ "line": "10668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_DU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914476@macro@RTC_ALRMAR_MSK3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK3_Pos",
+ "location": {
+ "column": "9",
+ "line": "10669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914557@macro@RTC_ALRMAR_MSK3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK3_Msk",
+ "location": {
+ "column": "9",
+ "line": "10670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914657@macro@RTC_ALRMAR_MSK3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK3",
+ "location": {
+ "column": "9",
+ "line": "10671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914738@macro@RTC_ALRMAR_PM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_PM_Pos",
+ "location": {
+ "column": "9",
+ "line": "10672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_PM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914819@macro@RTC_ALRMAR_PM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_PM_Msk",
+ "location": {
+ "column": "9",
+ "line": "10673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_PM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@914919@macro@RTC_ALRMAR_PM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_PM",
+ "location": {
+ "column": "9",
+ "line": "10674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_PM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915000@macro@RTC_ALRMAR_HT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915081@macro@RTC_ALRMAR_HT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915181@macro@RTC_ALRMAR_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HT",
+ "location": {
+ "column": "9",
+ "line": "10677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915262@macro@RTC_ALRMAR_HT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HT_0",
+ "location": {
+ "column": "9",
+ "line": "10678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915362@macro@RTC_ALRMAR_HT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HT_1",
+ "location": {
+ "column": "9",
+ "line": "10679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915462@macro@RTC_ALRMAR_HU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915543@macro@RTC_ALRMAR_HU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915643@macro@RTC_ALRMAR_HU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU",
+ "location": {
+ "column": "9",
+ "line": "10682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915724@macro@RTC_ALRMAR_HU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_0",
+ "location": {
+ "column": "9",
+ "line": "10683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915824@macro@RTC_ALRMAR_HU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_1",
+ "location": {
+ "column": "9",
+ "line": "10684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@915924@macro@RTC_ALRMAR_HU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_2",
+ "location": {
+ "column": "9",
+ "line": "10685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916024@macro@RTC_ALRMAR_HU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_HU_3",
+ "location": {
+ "column": "9",
+ "line": "10686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_HU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916124@macro@RTC_ALRMAR_MSK2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK2_Pos",
+ "location": {
+ "column": "9",
+ "line": "10687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916205@macro@RTC_ALRMAR_MSK2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK2_Msk",
+ "location": {
+ "column": "9",
+ "line": "10688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916305@macro@RTC_ALRMAR_MSK2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK2",
+ "location": {
+ "column": "9",
+ "line": "10689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916386@macro@RTC_ALRMAR_MNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916467@macro@RTC_ALRMAR_MNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916567@macro@RTC_ALRMAR_MNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT",
+ "location": {
+ "column": "9",
+ "line": "10692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916648@macro@RTC_ALRMAR_MNT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT_0",
+ "location": {
+ "column": "9",
+ "line": "10693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916748@macro@RTC_ALRMAR_MNT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT_1",
+ "location": {
+ "column": "9",
+ "line": "10694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916848@macro@RTC_ALRMAR_MNT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNT_2",
+ "location": {
+ "column": "9",
+ "line": "10695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@916948@macro@RTC_ALRMAR_MNU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917029@macro@RTC_ALRMAR_MNU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917129@macro@RTC_ALRMAR_MNU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU",
+ "location": {
+ "column": "9",
+ "line": "10698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917210@macro@RTC_ALRMAR_MNU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_0",
+ "location": {
+ "column": "9",
+ "line": "10699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917310@macro@RTC_ALRMAR_MNU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_1",
+ "location": {
+ "column": "9",
+ "line": "10700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917410@macro@RTC_ALRMAR_MNU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_2",
+ "location": {
+ "column": "9",
+ "line": "10701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917510@macro@RTC_ALRMAR_MNU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MNU_3",
+ "location": {
+ "column": "9",
+ "line": "10702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MNU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917610@macro@RTC_ALRMAR_MSK1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK1_Pos",
+ "location": {
+ "column": "9",
+ "line": "10703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917691@macro@RTC_ALRMAR_MSK1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK1_Msk",
+ "location": {
+ "column": "9",
+ "line": "10704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917791@macro@RTC_ALRMAR_MSK1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_MSK1",
+ "location": {
+ "column": "9",
+ "line": "10705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_MSK1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917872@macro@RTC_ALRMAR_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "10706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@917953@macro@RTC_ALRMAR_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "10707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918053@macro@RTC_ALRMAR_ST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST",
+ "location": {
+ "column": "9",
+ "line": "10708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918134@macro@RTC_ALRMAR_ST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST_0",
+ "location": {
+ "column": "9",
+ "line": "10709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918234@macro@RTC_ALRMAR_ST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST_1",
+ "location": {
+ "column": "9",
+ "line": "10710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918334@macro@RTC_ALRMAR_ST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_ST_2",
+ "location": {
+ "column": "9",
+ "line": "10711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_ST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918434@macro@RTC_ALRMAR_SU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918515@macro@RTC_ALRMAR_SU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918615@macro@RTC_ALRMAR_SU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU",
+ "location": {
+ "column": "9",
+ "line": "10714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918696@macro@RTC_ALRMAR_SU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_0",
+ "location": {
+ "column": "9",
+ "line": "10715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918796@macro@RTC_ALRMAR_SU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_1",
+ "location": {
+ "column": "9",
+ "line": "10716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918896@macro@RTC_ALRMAR_SU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_2",
+ "location": {
+ "column": "9",
+ "line": "10717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@918996@macro@RTC_ALRMAR_SU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMAR_SU_3",
+ "location": {
+ "column": "9",
+ "line": "10718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMAR_SU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919180@macro@RTC_ALRMBR_MSK4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK4_Pos",
+ "location": {
+ "column": "9",
+ "line": "10721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919261@macro@RTC_ALRMBR_MSK4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK4_Msk",
+ "location": {
+ "column": "9",
+ "line": "10722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919361@macro@RTC_ALRMBR_MSK4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK4",
+ "location": {
+ "column": "9",
+ "line": "10723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919442@macro@RTC_ALRMBR_WDSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_WDSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_WDSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919523@macro@RTC_ALRMBR_WDSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_WDSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_WDSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919623@macro@RTC_ALRMBR_WDSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_WDSEL",
+ "location": {
+ "column": "9",
+ "line": "10726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_WDSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919704@macro@RTC_ALRMBR_DT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919785@macro@RTC_ALRMBR_DT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919885@macro@RTC_ALRMBR_DT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DT",
+ "location": {
+ "column": "9",
+ "line": "10729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@919966@macro@RTC_ALRMBR_DT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DT_0",
+ "location": {
+ "column": "9",
+ "line": "10730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920066@macro@RTC_ALRMBR_DT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DT_1",
+ "location": {
+ "column": "9",
+ "line": "10731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920166@macro@RTC_ALRMBR_DU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920247@macro@RTC_ALRMBR_DU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920347@macro@RTC_ALRMBR_DU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU",
+ "location": {
+ "column": "9",
+ "line": "10734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920428@macro@RTC_ALRMBR_DU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_0",
+ "location": {
+ "column": "9",
+ "line": "10735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920528@macro@RTC_ALRMBR_DU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_1",
+ "location": {
+ "column": "9",
+ "line": "10736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920628@macro@RTC_ALRMBR_DU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_2",
+ "location": {
+ "column": "9",
+ "line": "10737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920728@macro@RTC_ALRMBR_DU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_DU_3",
+ "location": {
+ "column": "9",
+ "line": "10738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_DU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920828@macro@RTC_ALRMBR_MSK3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK3_Pos",
+ "location": {
+ "column": "9",
+ "line": "10739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@920909@macro@RTC_ALRMBR_MSK3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK3_Msk",
+ "location": {
+ "column": "9",
+ "line": "10740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921009@macro@RTC_ALRMBR_MSK3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK3",
+ "location": {
+ "column": "9",
+ "line": "10741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921090@macro@RTC_ALRMBR_PM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_PM_Pos",
+ "location": {
+ "column": "9",
+ "line": "10742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_PM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921171@macro@RTC_ALRMBR_PM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_PM_Msk",
+ "location": {
+ "column": "9",
+ "line": "10743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_PM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921271@macro@RTC_ALRMBR_PM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_PM",
+ "location": {
+ "column": "9",
+ "line": "10744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_PM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921352@macro@RTC_ALRMBR_HT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921433@macro@RTC_ALRMBR_HT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921533@macro@RTC_ALRMBR_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HT",
+ "location": {
+ "column": "9",
+ "line": "10747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921614@macro@RTC_ALRMBR_HT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HT_0",
+ "location": {
+ "column": "9",
+ "line": "10748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921714@macro@RTC_ALRMBR_HT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HT_1",
+ "location": {
+ "column": "9",
+ "line": "10749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921814@macro@RTC_ALRMBR_HU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921895@macro@RTC_ALRMBR_HU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@921995@macro@RTC_ALRMBR_HU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU",
+ "location": {
+ "column": "9",
+ "line": "10752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922076@macro@RTC_ALRMBR_HU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_0",
+ "location": {
+ "column": "9",
+ "line": "10753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922176@macro@RTC_ALRMBR_HU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_1",
+ "location": {
+ "column": "9",
+ "line": "10754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922276@macro@RTC_ALRMBR_HU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_2",
+ "location": {
+ "column": "9",
+ "line": "10755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922376@macro@RTC_ALRMBR_HU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_HU_3",
+ "location": {
+ "column": "9",
+ "line": "10756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_HU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922476@macro@RTC_ALRMBR_MSK2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK2_Pos",
+ "location": {
+ "column": "9",
+ "line": "10757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922557@macro@RTC_ALRMBR_MSK2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK2_Msk",
+ "location": {
+ "column": "9",
+ "line": "10758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922657@macro@RTC_ALRMBR_MSK2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK2",
+ "location": {
+ "column": "9",
+ "line": "10759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922738@macro@RTC_ALRMBR_MNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922819@macro@RTC_ALRMBR_MNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@922919@macro@RTC_ALRMBR_MNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT",
+ "location": {
+ "column": "9",
+ "line": "10762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923000@macro@RTC_ALRMBR_MNT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT_0",
+ "location": {
+ "column": "9",
+ "line": "10763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923100@macro@RTC_ALRMBR_MNT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT_1",
+ "location": {
+ "column": "9",
+ "line": "10764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923200@macro@RTC_ALRMBR_MNT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNT_2",
+ "location": {
+ "column": "9",
+ "line": "10765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923300@macro@RTC_ALRMBR_MNU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923381@macro@RTC_ALRMBR_MNU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923481@macro@RTC_ALRMBR_MNU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU",
+ "location": {
+ "column": "9",
+ "line": "10768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923562@macro@RTC_ALRMBR_MNU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_0",
+ "location": {
+ "column": "9",
+ "line": "10769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923662@macro@RTC_ALRMBR_MNU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_1",
+ "location": {
+ "column": "9",
+ "line": "10770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923762@macro@RTC_ALRMBR_MNU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_2",
+ "location": {
+ "column": "9",
+ "line": "10771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923862@macro@RTC_ALRMBR_MNU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MNU_3",
+ "location": {
+ "column": "9",
+ "line": "10772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MNU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@923962@macro@RTC_ALRMBR_MSK1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK1_Pos",
+ "location": {
+ "column": "9",
+ "line": "10773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924043@macro@RTC_ALRMBR_MSK1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK1_Msk",
+ "location": {
+ "column": "9",
+ "line": "10774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924143@macro@RTC_ALRMBR_MSK1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_MSK1",
+ "location": {
+ "column": "9",
+ "line": "10775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_MSK1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924224@macro@RTC_ALRMBR_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "10776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924305@macro@RTC_ALRMBR_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "10777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924405@macro@RTC_ALRMBR_ST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST",
+ "location": {
+ "column": "9",
+ "line": "10778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924486@macro@RTC_ALRMBR_ST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST_0",
+ "location": {
+ "column": "9",
+ "line": "10779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924586@macro@RTC_ALRMBR_ST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST_1",
+ "location": {
+ "column": "9",
+ "line": "10780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924686@macro@RTC_ALRMBR_ST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_ST_2",
+ "location": {
+ "column": "9",
+ "line": "10781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_ST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924786@macro@RTC_ALRMBR_SU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924867@macro@RTC_ALRMBR_SU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@924967@macro@RTC_ALRMBR_SU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU",
+ "location": {
+ "column": "9",
+ "line": "10784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925048@macro@RTC_ALRMBR_SU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_0",
+ "location": {
+ "column": "9",
+ "line": "10785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925148@macro@RTC_ALRMBR_SU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_1",
+ "location": {
+ "column": "9",
+ "line": "10786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925248@macro@RTC_ALRMBR_SU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_2",
+ "location": {
+ "column": "9",
+ "line": "10787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925348@macro@RTC_ALRMBR_SU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBR_SU_3",
+ "location": {
+ "column": "9",
+ "line": "10788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBR_SU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925532@macro@RTC_WPR_KEY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WPR_KEY_Pos",
+ "location": {
+ "column": "9",
+ "line": "10791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WPR_KEY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925613@macro@RTC_WPR_KEY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WPR_KEY_Msk",
+ "location": {
+ "column": "9",
+ "line": "10792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WPR_KEY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925713@macro@RTC_WPR_KEY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_WPR_KEY",
+ "location": {
+ "column": "9",
+ "line": "10793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_WPR_KEY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925878@macro@RTC_SSR_SS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SSR_SS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SSR_SS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@925959@macro@RTC_SSR_SS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SSR_SS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SSR_SS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926059@macro@RTC_SSR_SS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SSR_SS",
+ "location": {
+ "column": "9",
+ "line": "10798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SSR_SS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926224@macro@RTC_SHIFTR_SUBFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_SUBFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_SUBFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926305@macro@RTC_SHIFTR_SUBFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_SUBFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_SUBFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926405@macro@RTC_SHIFTR_SUBFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_SUBFS",
+ "location": {
+ "column": "9",
+ "line": "10803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_SUBFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926486@macro@RTC_SHIFTR_ADD1S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_ADD1S_Pos",
+ "location": {
+ "column": "9",
+ "line": "10804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_ADD1S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926567@macro@RTC_SHIFTR_ADD1S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_ADD1S_Msk",
+ "location": {
+ "column": "9",
+ "line": "10805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_ADD1S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926667@macro@RTC_SHIFTR_ADD1S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_SHIFTR_ADD1S",
+ "location": {
+ "column": "9",
+ "line": "10806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_SHIFTR_ADD1S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926832@macro@RTC_TSTR_PM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_PM_Pos",
+ "location": {
+ "column": "9",
+ "line": "10809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_PM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@926913@macro@RTC_TSTR_PM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_PM_Msk",
+ "location": {
+ "column": "9",
+ "line": "10810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_PM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927013@macro@RTC_TSTR_PM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_PM",
+ "location": {
+ "column": "9",
+ "line": "10811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_PM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927094@macro@RTC_TSTR_HT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927175@macro@RTC_TSTR_HT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927275@macro@RTC_TSTR_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HT",
+ "location": {
+ "column": "9",
+ "line": "10814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927356@macro@RTC_TSTR_HT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HT_0",
+ "location": {
+ "column": "9",
+ "line": "10815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927456@macro@RTC_TSTR_HT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HT_1",
+ "location": {
+ "column": "9",
+ "line": "10816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927556@macro@RTC_TSTR_HU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927637@macro@RTC_TSTR_HU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927737@macro@RTC_TSTR_HU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU",
+ "location": {
+ "column": "9",
+ "line": "10819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927818@macro@RTC_TSTR_HU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_0",
+ "location": {
+ "column": "9",
+ "line": "10820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@927918@macro@RTC_TSTR_HU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_1",
+ "location": {
+ "column": "9",
+ "line": "10821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928018@macro@RTC_TSTR_HU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_2",
+ "location": {
+ "column": "9",
+ "line": "10822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928118@macro@RTC_TSTR_HU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_HU_3",
+ "location": {
+ "column": "9",
+ "line": "10823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_HU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928218@macro@RTC_TSTR_MNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928299@macro@RTC_TSTR_MNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928399@macro@RTC_TSTR_MNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT",
+ "location": {
+ "column": "9",
+ "line": "10826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928480@macro@RTC_TSTR_MNT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT_0",
+ "location": {
+ "column": "9",
+ "line": "10827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928580@macro@RTC_TSTR_MNT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT_1",
+ "location": {
+ "column": "9",
+ "line": "10828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928680@macro@RTC_TSTR_MNT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNT_2",
+ "location": {
+ "column": "9",
+ "line": "10829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928780@macro@RTC_TSTR_MNU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928861@macro@RTC_TSTR_MNU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@928961@macro@RTC_TSTR_MNU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU",
+ "location": {
+ "column": "9",
+ "line": "10832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929042@macro@RTC_TSTR_MNU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_0",
+ "location": {
+ "column": "9",
+ "line": "10833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929142@macro@RTC_TSTR_MNU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_1",
+ "location": {
+ "column": "9",
+ "line": "10834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929242@macro@RTC_TSTR_MNU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_2",
+ "location": {
+ "column": "9",
+ "line": "10835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929342@macro@RTC_TSTR_MNU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_MNU_3",
+ "location": {
+ "column": "9",
+ "line": "10836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_MNU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929442@macro@RTC_TSTR_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "10837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929523@macro@RTC_TSTR_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "10838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929623@macro@RTC_TSTR_ST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST",
+ "location": {
+ "column": "9",
+ "line": "10839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929704@macro@RTC_TSTR_ST_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST_0",
+ "location": {
+ "column": "9",
+ "line": "10840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929804@macro@RTC_TSTR_ST_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST_1",
+ "location": {
+ "column": "9",
+ "line": "10841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@929904@macro@RTC_TSTR_ST_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_ST_2",
+ "location": {
+ "column": "9",
+ "line": "10842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_ST_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930004@macro@RTC_TSTR_SU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930085@macro@RTC_TSTR_SU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930185@macro@RTC_TSTR_SU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU",
+ "location": {
+ "column": "9",
+ "line": "10845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930266@macro@RTC_TSTR_SU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_0",
+ "location": {
+ "column": "9",
+ "line": "10846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930366@macro@RTC_TSTR_SU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_1",
+ "location": {
+ "column": "9",
+ "line": "10847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930466@macro@RTC_TSTR_SU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_2",
+ "location": {
+ "column": "9",
+ "line": "10848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930566@macro@RTC_TSTR_SU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSTR_SU_3",
+ "location": {
+ "column": "9",
+ "line": "10849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSTR_SU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930750@macro@RTC_TSDR_WDU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930831@macro@RTC_TSDR_WDU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@930931@macro@RTC_TSDR_WDU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU",
+ "location": {
+ "column": "9",
+ "line": "10854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931012@macro@RTC_TSDR_WDU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU_0",
+ "location": {
+ "column": "9",
+ "line": "10855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931112@macro@RTC_TSDR_WDU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU_1",
+ "location": {
+ "column": "9",
+ "line": "10856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931212@macro@RTC_TSDR_WDU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_WDU_2",
+ "location": {
+ "column": "9",
+ "line": "10857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_WDU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931312@macro@RTC_TSDR_MT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931393@macro@RTC_TSDR_MT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931493@macro@RTC_TSDR_MT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MT",
+ "location": {
+ "column": "9",
+ "line": "10860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931574@macro@RTC_TSDR_MU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931655@macro@RTC_TSDR_MU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931755@macro@RTC_TSDR_MU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU",
+ "location": {
+ "column": "9",
+ "line": "10863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931836@macro@RTC_TSDR_MU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_0",
+ "location": {
+ "column": "9",
+ "line": "10864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@931936@macro@RTC_TSDR_MU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_1",
+ "location": {
+ "column": "9",
+ "line": "10865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932036@macro@RTC_TSDR_MU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_2",
+ "location": {
+ "column": "9",
+ "line": "10866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932136@macro@RTC_TSDR_MU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_MU_3",
+ "location": {
+ "column": "9",
+ "line": "10867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_MU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932236@macro@RTC_TSDR_DT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932317@macro@RTC_TSDR_DT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932417@macro@RTC_TSDR_DT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DT",
+ "location": {
+ "column": "9",
+ "line": "10870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932498@macro@RTC_TSDR_DT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DT_0",
+ "location": {
+ "column": "9",
+ "line": "10871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932598@macro@RTC_TSDR_DT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DT_1",
+ "location": {
+ "column": "9",
+ "line": "10872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932698@macro@RTC_TSDR_DU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_Pos",
+ "location": {
+ "column": "9",
+ "line": "10873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932779@macro@RTC_TSDR_DU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_Msk",
+ "location": {
+ "column": "9",
+ "line": "10874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932879@macro@RTC_TSDR_DU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU",
+ "location": {
+ "column": "9",
+ "line": "10875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@932960@macro@RTC_TSDR_DU_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_0",
+ "location": {
+ "column": "9",
+ "line": "10876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933060@macro@RTC_TSDR_DU_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_1",
+ "location": {
+ "column": "9",
+ "line": "10877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933160@macro@RTC_TSDR_DU_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_2",
+ "location": {
+ "column": "9",
+ "line": "10878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933260@macro@RTC_TSDR_DU_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSDR_DU_3",
+ "location": {
+ "column": "9",
+ "line": "10879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSDR_DU_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933444@macro@RTC_TSSSR_SS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSSSR_SS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSSSR_SS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933525@macro@RTC_TSSSR_SS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSSSR_SS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSSSR_SS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933625@macro@RTC_TSSSR_SS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TSSSR_SS",
+ "location": {
+ "column": "9",
+ "line": "10884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TSSSR_SS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933789@macro@RTC_CALR_CALP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALP_Pos",
+ "location": {
+ "column": "9",
+ "line": "10887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933870@macro@RTC_CALR_CALP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALP_Msk",
+ "location": {
+ "column": "9",
+ "line": "10888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@933970@macro@RTC_CALR_CALP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALP",
+ "location": {
+ "column": "9",
+ "line": "10889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934051@macro@RTC_CALR_CALW8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW8_Pos",
+ "location": {
+ "column": "9",
+ "line": "10890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934132@macro@RTC_CALR_CALW8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW8_Msk",
+ "location": {
+ "column": "9",
+ "line": "10891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934232@macro@RTC_CALR_CALW8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW8",
+ "location": {
+ "column": "9",
+ "line": "10892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934313@macro@RTC_CALR_CALW16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW16_Pos",
+ "location": {
+ "column": "9",
+ "line": "10893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934394@macro@RTC_CALR_CALW16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW16_Msk",
+ "location": {
+ "column": "9",
+ "line": "10894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934494@macro@RTC_CALR_CALW16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALW16",
+ "location": {
+ "column": "9",
+ "line": "10895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALW16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934575@macro@RTC_CALR_CALM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_Pos",
+ "location": {
+ "column": "9",
+ "line": "10896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934656@macro@RTC_CALR_CALM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_Msk",
+ "location": {
+ "column": "9",
+ "line": "10897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934756@macro@RTC_CALR_CALM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM",
+ "location": {
+ "column": "9",
+ "line": "10898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934837@macro@RTC_CALR_CALM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_0",
+ "location": {
+ "column": "9",
+ "line": "10899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@934937@macro@RTC_CALR_CALM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_1",
+ "location": {
+ "column": "9",
+ "line": "10900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935037@macro@RTC_CALR_CALM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_2",
+ "location": {
+ "column": "9",
+ "line": "10901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935137@macro@RTC_CALR_CALM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_3",
+ "location": {
+ "column": "9",
+ "line": "10902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935237@macro@RTC_CALR_CALM_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_4",
+ "location": {
+ "column": "9",
+ "line": "10903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935337@macro@RTC_CALR_CALM_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_5",
+ "location": {
+ "column": "9",
+ "line": "10904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935437@macro@RTC_CALR_CALM_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_6",
+ "location": {
+ "column": "9",
+ "line": "10905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935537@macro@RTC_CALR_CALM_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_7",
+ "location": {
+ "column": "9",
+ "line": "10906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935637@macro@RTC_CALR_CALM_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_CALR_CALM_8",
+ "location": {
+ "column": "9",
+ "line": "10907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_CALR_CALM_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935821@macro@RTC_TAFCR_ALARMOUTTYPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_ALARMOUTTYPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_ALARMOUTTYPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@935902@macro@RTC_TAFCR_ALARMOUTTYPE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_ALARMOUTTYPE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_ALARMOUTTYPE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936002@macro@RTC_TAFCR_ALARMOUTTYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_ALARMOUTTYPE",
+ "location": {
+ "column": "9",
+ "line": "10912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_ALARMOUTTYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936083@macro@RTC_TAFCR_TSINSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TSINSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TSINSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936164@macro@RTC_TAFCR_TSINSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TSINSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TSINSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936264@macro@RTC_TAFCR_TSINSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TSINSEL",
+ "location": {
+ "column": "9",
+ "line": "10915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TSINSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936345@macro@RTC_TAFCR_TAMP1INSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1INSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "10916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1INSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936426@macro@RTC_TAFCR_TAMP1INSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1INSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "10917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1INSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936527@macro@RTC_TAFCR_TAMP1INSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1INSEL",
+ "location": {
+ "column": "9",
+ "line": "10918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1INSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936609@macro@RTC_TAFCR_TAMPPUDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPUDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPUDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936690@macro@RTC_TAFCR_TAMPPUDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPUDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPUDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936790@macro@RTC_TAFCR_TAMPPUDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPUDIS",
+ "location": {
+ "column": "9",
+ "line": "10921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPUDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936871@macro@RTC_TAFCR_TAMPPRCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPRCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "10922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPRCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@936952@macro@RTC_TAFCR_TAMPPRCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPRCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "10923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPRCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937052@macro@RTC_TAFCR_TAMPPRCH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPRCH",
+ "location": {
+ "column": "9",
+ "line": "10924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPRCH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937133@macro@RTC_TAFCR_TAMPPRCH_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPRCH_0",
+ "location": {
+ "column": "9",
+ "line": "10925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPRCH_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937233@macro@RTC_TAFCR_TAMPPRCH_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPPRCH_1",
+ "location": {
+ "column": "9",
+ "line": "10926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPPRCH_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937333@macro@RTC_TAFCR_TAMPFLT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFLT_Pos",
+ "location": {
+ "column": "9",
+ "line": "10927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFLT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937414@macro@RTC_TAFCR_TAMPFLT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFLT_Msk",
+ "location": {
+ "column": "9",
+ "line": "10928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFLT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937514@macro@RTC_TAFCR_TAMPFLT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFLT",
+ "location": {
+ "column": "9",
+ "line": "10929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFLT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937595@macro@RTC_TAFCR_TAMPFLT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFLT_0",
+ "location": {
+ "column": "9",
+ "line": "10930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFLT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937695@macro@RTC_TAFCR_TAMPFLT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFLT_1",
+ "location": {
+ "column": "9",
+ "line": "10931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFLT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937795@macro@RTC_TAFCR_TAMPFREQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "10932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937876@macro@RTC_TAFCR_TAMPFREQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "10933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@937976@macro@RTC_TAFCR_TAMPFREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ",
+ "location": {
+ "column": "9",
+ "line": "10934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938057@macro@RTC_TAFCR_TAMPFREQ_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ_0",
+ "location": {
+ "column": "9",
+ "line": "10935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938157@macro@RTC_TAFCR_TAMPFREQ_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ_1",
+ "location": {
+ "column": "9",
+ "line": "10936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938257@macro@RTC_TAFCR_TAMPFREQ_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPFREQ_2",
+ "location": {
+ "column": "9",
+ "line": "10937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPFREQ_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938357@macro@RTC_TAFCR_TAMPTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938438@macro@RTC_TAFCR_TAMPTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938538@macro@RTC_TAFCR_TAMPTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPTS",
+ "location": {
+ "column": "9",
+ "line": "10940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938619@macro@RTC_TAFCR_TAMP2TRG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2TRG_Pos",
+ "location": {
+ "column": "9",
+ "line": "10941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2TRG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938700@macro@RTC_TAFCR_TAMP2TRG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2TRG_Msk",
+ "location": {
+ "column": "9",
+ "line": "10942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2TRG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938800@macro@RTC_TAFCR_TAMP2TRG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2TRG",
+ "location": {
+ "column": "9",
+ "line": "10943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2TRG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938881@macro@RTC_TAFCR_TAMP2E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2E_Pos",
+ "location": {
+ "column": "9",
+ "line": "10944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@938962@macro@RTC_TAFCR_TAMP2E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2E_Msk",
+ "location": {
+ "column": "9",
+ "line": "10945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939062@macro@RTC_TAFCR_TAMP2E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP2E",
+ "location": {
+ "column": "9",
+ "line": "10946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP2E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939143@macro@RTC_TAFCR_TAMPIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "10947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939224@macro@RTC_TAFCR_TAMPIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "10948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939324@macro@RTC_TAFCR_TAMPIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPIE",
+ "location": {
+ "column": "9",
+ "line": "10949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939405@macro@RTC_TAFCR_TAMP1TRG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1TRG_Pos",
+ "location": {
+ "column": "9",
+ "line": "10950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1TRG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939486@macro@RTC_TAFCR_TAMP1TRG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1TRG_Msk",
+ "location": {
+ "column": "9",
+ "line": "10951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1TRG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939586@macro@RTC_TAFCR_TAMP1TRG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1TRG",
+ "location": {
+ "column": "9",
+ "line": "10952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1TRG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939667@macro@RTC_TAFCR_TAMP1E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1E_Pos",
+ "location": {
+ "column": "9",
+ "line": "10953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939748@macro@RTC_TAFCR_TAMP1E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1E_Msk",
+ "location": {
+ "column": "9",
+ "line": "10954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939848@macro@RTC_TAFCR_TAMP1E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMP1E",
+ "location": {
+ "column": "9",
+ "line": "10955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMP1E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@939953@macro@RTC_TAFCR_TAMPINSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAFCR_TAMPINSEL",
+ "location": {
+ "column": "9",
+ "line": "10958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_TAFCR_TAMPINSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940097@macro@RTC_ALRMASSR_MASKSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940178@macro@RTC_ALRMASSR_MASKSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940278@macro@RTC_ALRMASSR_MASKSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS",
+ "location": {
+ "column": "9",
+ "line": "10963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940359@macro@RTC_ALRMASSR_MASKSS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_0",
+ "location": {
+ "column": "9",
+ "line": "10964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940459@macro@RTC_ALRMASSR_MASKSS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_1",
+ "location": {
+ "column": "9",
+ "line": "10965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940559@macro@RTC_ALRMASSR_MASKSS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_2",
+ "location": {
+ "column": "9",
+ "line": "10966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940659@macro@RTC_ALRMASSR_MASKSS_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_MASKSS_3",
+ "location": {
+ "column": "9",
+ "line": "10967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_MASKSS_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940759@macro@RTC_ALRMASSR_SS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_SS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_SS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940840@macro@RTC_ALRMASSR_SS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_SS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_SS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@940940@macro@RTC_ALRMASSR_SS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMASSR_SS",
+ "location": {
+ "column": "9",
+ "line": "10970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMASSR_SS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941105@macro@RTC_ALRMBSSR_MASKSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941186@macro@RTC_ALRMBSSR_MASKSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941286@macro@RTC_ALRMBSSR_MASKSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS",
+ "location": {
+ "column": "9",
+ "line": "10975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941367@macro@RTC_ALRMBSSR_MASKSS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_0",
+ "location": {
+ "column": "9",
+ "line": "10976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941467@macro@RTC_ALRMBSSR_MASKSS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_1",
+ "location": {
+ "column": "9",
+ "line": "10977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941567@macro@RTC_ALRMBSSR_MASKSS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_2",
+ "location": {
+ "column": "9",
+ "line": "10978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941667@macro@RTC_ALRMBSSR_MASKSS_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_MASKSS_3",
+ "location": {
+ "column": "9",
+ "line": "10979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_MASKSS_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941767@macro@RTC_ALRMBSSR_SS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_SS_Pos",
+ "location": {
+ "column": "9",
+ "line": "10980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_SS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941848@macro@RTC_ALRMBSSR_SS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_SS_Msk",
+ "location": {
+ "column": "9",
+ "line": "10981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_SS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@941948@macro@RTC_ALRMBSSR_SS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALRMBSSR_SS",
+ "location": {
+ "column": "9",
+ "line": "10982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_ALRMBSSR_SS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942113@macro@RTC_BKP0R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP0R_Pos",
+ "location": {
+ "column": "9",
+ "line": "10985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP0R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942194@macro@RTC_BKP0R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP0R_Msk",
+ "location": {
+ "column": "9",
+ "line": "10986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP0R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942294@macro@RTC_BKP0R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP0R",
+ "location": {
+ "column": "9",
+ "line": "10987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP0R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942459@macro@RTC_BKP1R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP1R_Pos",
+ "location": {
+ "column": "9",
+ "line": "10990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP1R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942540@macro@RTC_BKP1R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP1R_Msk",
+ "location": {
+ "column": "9",
+ "line": "10991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP1R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942640@macro@RTC_BKP1R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP1R",
+ "location": {
+ "column": "9",
+ "line": "10992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP1R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942805@macro@RTC_BKP2R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP2R_Pos",
+ "location": {
+ "column": "9",
+ "line": "10995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP2R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942886@macro@RTC_BKP2R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP2R_Msk",
+ "location": {
+ "column": "9",
+ "line": "10996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP2R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@942986@macro@RTC_BKP2R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP2R",
+ "location": {
+ "column": "9",
+ "line": "10997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP2R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943151@macro@RTC_BKP3R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP3R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP3R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943232@macro@RTC_BKP3R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP3R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP3R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943332@macro@RTC_BKP3R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP3R",
+ "location": {
+ "column": "9",
+ "line": "11002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP3R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943497@macro@RTC_BKP4R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP4R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP4R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943578@macro@RTC_BKP4R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP4R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP4R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943678@macro@RTC_BKP4R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP4R",
+ "location": {
+ "column": "9",
+ "line": "11007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP4R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943843@macro@RTC_BKP5R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP5R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP5R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@943924@macro@RTC_BKP5R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP5R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP5R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944024@macro@RTC_BKP5R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP5R",
+ "location": {
+ "column": "9",
+ "line": "11012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP5R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944189@macro@RTC_BKP6R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP6R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP6R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944270@macro@RTC_BKP6R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP6R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP6R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944370@macro@RTC_BKP6R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP6R",
+ "location": {
+ "column": "9",
+ "line": "11017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP6R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944535@macro@RTC_BKP7R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP7R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP7R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944616@macro@RTC_BKP7R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP7R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP7R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944716@macro@RTC_BKP7R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP7R",
+ "location": {
+ "column": "9",
+ "line": "11022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP7R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944881@macro@RTC_BKP8R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP8R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP8R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@944962@macro@RTC_BKP8R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP8R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP8R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945062@macro@RTC_BKP8R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP8R",
+ "location": {
+ "column": "9",
+ "line": "11027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP8R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945227@macro@RTC_BKP9R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP9R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP9R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945308@macro@RTC_BKP9R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP9R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP9R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945408@macro@RTC_BKP9R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP9R",
+ "location": {
+ "column": "9",
+ "line": "11032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP9R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945573@macro@RTC_BKP10R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP10R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP10R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945654@macro@RTC_BKP10R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP10R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP10R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945754@macro@RTC_BKP10R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP10R",
+ "location": {
+ "column": "9",
+ "line": "11037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP10R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@945919@macro@RTC_BKP11R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP11R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP11R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946000@macro@RTC_BKP11R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP11R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP11R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946100@macro@RTC_BKP11R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP11R",
+ "location": {
+ "column": "9",
+ "line": "11042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP11R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946265@macro@RTC_BKP12R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP12R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP12R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946346@macro@RTC_BKP12R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP12R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP12R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946446@macro@RTC_BKP12R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP12R",
+ "location": {
+ "column": "9",
+ "line": "11047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP12R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946611@macro@RTC_BKP13R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP13R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP13R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946692@macro@RTC_BKP13R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP13R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP13R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946792@macro@RTC_BKP13R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP13R",
+ "location": {
+ "column": "9",
+ "line": "11052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP13R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@946957@macro@RTC_BKP14R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP14R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP14R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947038@macro@RTC_BKP14R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP14R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP14R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947138@macro@RTC_BKP14R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP14R",
+ "location": {
+ "column": "9",
+ "line": "11057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP14R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947303@macro@RTC_BKP15R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP15R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP15R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947384@macro@RTC_BKP15R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP15R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP15R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947484@macro@RTC_BKP15R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP15R",
+ "location": {
+ "column": "9",
+ "line": "11062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP15R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947649@macro@RTC_BKP16R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP16R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP16R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947730@macro@RTC_BKP16R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP16R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP16R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947830@macro@RTC_BKP16R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP16R",
+ "location": {
+ "column": "9",
+ "line": "11067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP16R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@947995@macro@RTC_BKP17R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP17R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP17R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948076@macro@RTC_BKP17R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP17R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP17R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948176@macro@RTC_BKP17R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP17R",
+ "location": {
+ "column": "9",
+ "line": "11072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP17R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948341@macro@RTC_BKP18R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP18R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP18R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948422@macro@RTC_BKP18R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP18R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP18R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948522@macro@RTC_BKP18R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP18R",
+ "location": {
+ "column": "9",
+ "line": "11077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP18R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948687@macro@RTC_BKP19R_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP19R_Pos",
+ "location": {
+ "column": "9",
+ "line": "11080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP19R_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948768@macro@RTC_BKP19R_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP19R_Msk",
+ "location": {
+ "column": "9",
+ "line": "11081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP19R_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@948868@macro@RTC_BKP19R",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP19R",
+ "location": {
+ "column": "9",
+ "line": "11082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP19R",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949033@macro@RTC_BKP_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_BKP_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "11085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RTC_BKP_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949588@macro@SDIO_POWER_PWRCTRL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_POWER_PWRCTRL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_POWER_PWRCTRL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949669@macro@SDIO_POWER_PWRCTRL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_POWER_PWRCTRL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_POWER_PWRCTRL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949769@macro@SDIO_POWER_PWRCTRL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_POWER_PWRCTRL",
+ "location": {
+ "column": "9",
+ "line": "11096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_POWER_PWRCTRL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949902@macro@SDIO_POWER_PWRCTRL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_POWER_PWRCTRL_0",
+ "location": {
+ "column": "9",
+ "line": "11097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_POWER_PWRCTRL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@949996@macro@SDIO_POWER_PWRCTRL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_POWER_PWRCTRL_1",
+ "location": {
+ "column": "9",
+ "line": "11098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_POWER_PWRCTRL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950174@macro@SDIO_CLKCR_CLKDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "11101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950255@macro@SDIO_CLKCR_CLKDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "11102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950355@macro@SDIO_CLKCR_CLKDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKDIV",
+ "location": {
+ "column": "9",
+ "line": "11103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950474@macro@SDIO_CLKCR_CLKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950555@macro@SDIO_CLKCR_CLKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950655@macro@SDIO_CLKCR_CLKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_CLKEN",
+ "location": {
+ "column": "9",
+ "line": "11106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_CLKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950774@macro@SDIO_CLKCR_PWRSAV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_PWRSAV_Pos",
+ "location": {
+ "column": "9",
+ "line": "11107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_PWRSAV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950855@macro@SDIO_CLKCR_PWRSAV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_PWRSAV_Msk",
+ "location": {
+ "column": "9",
+ "line": "11108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_PWRSAV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@950955@macro@SDIO_CLKCR_PWRSAV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_PWRSAV",
+ "location": {
+ "column": "9",
+ "line": "11109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_PWRSAV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951074@macro@SDIO_CLKCR_BYPASS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_BYPASS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_BYPASS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951155@macro@SDIO_CLKCR_BYPASS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_BYPASS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_BYPASS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951255@macro@SDIO_CLKCR_BYPASS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_BYPASS",
+ "location": {
+ "column": "9",
+ "line": "11112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_BYPASS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951376@macro@SDIO_CLKCR_WIDBUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_WIDBUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_WIDBUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951457@macro@SDIO_CLKCR_WIDBUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_WIDBUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_WIDBUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951557@macro@SDIO_CLKCR_WIDBUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_WIDBUS",
+ "location": {
+ "column": "9",
+ "line": "11116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_WIDBUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951688@macro@SDIO_CLKCR_WIDBUS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_WIDBUS_0",
+ "location": {
+ "column": "9",
+ "line": "11117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_WIDBUS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951784@macro@SDIO_CLKCR_WIDBUS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_WIDBUS_1",
+ "location": {
+ "column": "9",
+ "line": "11118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_WIDBUS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951882@macro@SDIO_CLKCR_NEGEDGE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_NEGEDGE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_NEGEDGE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@951963@macro@SDIO_CLKCR_NEGEDGE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_NEGEDGE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_NEGEDGE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952063@macro@SDIO_CLKCR_NEGEDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_NEGEDGE",
+ "location": {
+ "column": "9",
+ "line": "11122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_NEGEDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952182@macro@SDIO_CLKCR_HWFC_EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_HWFC_EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_HWFC_EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952263@macro@SDIO_CLKCR_HWFC_EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_HWFC_EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_HWFC_EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952363@macro@SDIO_CLKCR_HWFC_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CLKCR_HWFC_EN",
+ "location": {
+ "column": "9",
+ "line": "11125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CLKCR_HWFC_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952566@macro@SDIO_ARG_CMDARG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ARG_CMDARG_Pos",
+ "location": {
+ "column": "9",
+ "line": "11128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ARG_CMDARG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952647@macro@SDIO_ARG_CMDARG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ARG_CMDARG_Msk",
+ "location": {
+ "column": "9",
+ "line": "11129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ARG_CMDARG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952747@macro@SDIO_ARG_CMDARG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ARG_CMDARG",
+ "location": {
+ "column": "9",
+ "line": "11130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ARG_CMDARG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@952935@macro@SDIO_CMD_CMDINDEX_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CMDINDEX_Pos",
+ "location": {
+ "column": "9",
+ "line": "11133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CMDINDEX_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953016@macro@SDIO_CMD_CMDINDEX_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CMDINDEX_Msk",
+ "location": {
+ "column": "9",
+ "line": "11134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CMDINDEX_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953116@macro@SDIO_CMD_CMDINDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CMDINDEX",
+ "location": {
+ "column": "9",
+ "line": "11135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CMDINDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953249@macro@SDIO_CMD_WAITRESP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITRESP_Pos",
+ "location": {
+ "column": "9",
+ "line": "11137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITRESP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953330@macro@SDIO_CMD_WAITRESP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITRESP_Msk",
+ "location": {
+ "column": "9",
+ "line": "11138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITRESP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953430@macro@SDIO_CMD_WAITRESP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITRESP",
+ "location": {
+ "column": "9",
+ "line": "11139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITRESP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953561@macro@SDIO_CMD_WAITRESP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITRESP_0",
+ "location": {
+ "column": "9",
+ "line": "11140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITRESP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953657@macro@SDIO_CMD_WAITRESP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITRESP_1",
+ "location": {
+ "column": "9",
+ "line": "11141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITRESP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953755@macro@SDIO_CMD_WAITINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953836@macro@SDIO_CMD_WAITINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@953936@macro@SDIO_CMD_WAITINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITINT",
+ "location": {
+ "column": "9",
+ "line": "11145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954086@macro@SDIO_CMD_WAITPEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITPEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITPEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954167@macro@SDIO_CMD_WAITPEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITPEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITPEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954267@macro@SDIO_CMD_WAITPEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_WAITPEND",
+ "location": {
+ "column": "9",
+ "line": "11148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_WAITPEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954417@macro@SDIO_CMD_CPSMEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CPSMEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CPSMEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954498@macro@SDIO_CMD_CPSMEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CPSMEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CPSMEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954598@macro@SDIO_CMD_CPSMEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CPSMEN",
+ "location": {
+ "column": "9",
+ "line": "11151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CPSMEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954748@macro@SDIO_CMD_SDIOSUSPEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_SDIOSUSPEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_SDIOSUSPEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954829@macro@SDIO_CMD_SDIOSUSPEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_SDIOSUSPEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_SDIOSUSPEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@954929@macro@SDIO_CMD_SDIOSUSPEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_SDIOSUSPEND",
+ "location": {
+ "column": "9",
+ "line": "11154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_SDIOSUSPEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955079@macro@SDIO_CMD_ENCMDCOMPL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_ENCMDCOMPL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_ENCMDCOMPL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955160@macro@SDIO_CMD_ENCMDCOMPL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_ENCMDCOMPL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_ENCMDCOMPL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955260@macro@SDIO_CMD_ENCMDCOMPL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_ENCMDCOMPL",
+ "location": {
+ "column": "9",
+ "line": "11157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_ENCMDCOMPL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955410@macro@SDIO_CMD_NIEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_NIEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_NIEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955491@macro@SDIO_CMD_NIEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_NIEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_NIEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955591@macro@SDIO_CMD_NIEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_NIEN",
+ "location": {
+ "column": "9",
+ "line": "11160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_NIEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955741@macro@SDIO_CMD_CEATACMD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CEATACMD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CEATACMD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955822@macro@SDIO_CMD_CEATACMD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CEATACMD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CEATACMD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@955922@macro@SDIO_CMD_CEATACMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_CMD_CEATACMD",
+ "location": {
+ "column": "9",
+ "line": "11163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_CMD_CEATACMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956156@macro@SDIO_RESPCMD_RESPCMD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESPCMD_RESPCMD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESPCMD_RESPCMD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956237@macro@SDIO_RESPCMD_RESPCMD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESPCMD_RESPCMD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESPCMD_RESPCMD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956337@macro@SDIO_RESPCMD_RESPCMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESPCMD_RESPCMD",
+ "location": {
+ "column": "9",
+ "line": "11168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESPCMD_RESPCMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956531@macro@SDIO_RESP0_CARDSTATUS0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP0_CARDSTATUS0_Pos",
+ "location": {
+ "column": "9",
+ "line": "11171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP0_CARDSTATUS0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956612@macro@SDIO_RESP0_CARDSTATUS0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP0_CARDSTATUS0_Msk",
+ "location": {
+ "column": "9",
+ "line": "11172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP0_CARDSTATUS0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956716@macro@SDIO_RESP0_CARDSTATUS0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP0_CARDSTATUS0",
+ "location": {
+ "column": "9",
+ "line": "11173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP0_CARDSTATUS0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956899@macro@SDIO_RESP1_CARDSTATUS1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP1_CARDSTATUS1_Pos",
+ "location": {
+ "column": "9",
+ "line": "11176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP1_CARDSTATUS1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@956980@macro@SDIO_RESP1_CARDSTATUS1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP1_CARDSTATUS1_Msk",
+ "location": {
+ "column": "9",
+ "line": "11177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP1_CARDSTATUS1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957084@macro@SDIO_RESP1_CARDSTATUS1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP1_CARDSTATUS1",
+ "location": {
+ "column": "9",
+ "line": "11178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP1_CARDSTATUS1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957267@macro@SDIO_RESP2_CARDSTATUS2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP2_CARDSTATUS2_Pos",
+ "location": {
+ "column": "9",
+ "line": "11181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP2_CARDSTATUS2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957348@macro@SDIO_RESP2_CARDSTATUS2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP2_CARDSTATUS2_Msk",
+ "location": {
+ "column": "9",
+ "line": "11182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP2_CARDSTATUS2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957452@macro@SDIO_RESP2_CARDSTATUS2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP2_CARDSTATUS2",
+ "location": {
+ "column": "9",
+ "line": "11183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP2_CARDSTATUS2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957635@macro@SDIO_RESP3_CARDSTATUS3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP3_CARDSTATUS3_Pos",
+ "location": {
+ "column": "9",
+ "line": "11186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP3_CARDSTATUS3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957716@macro@SDIO_RESP3_CARDSTATUS3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP3_CARDSTATUS3_Msk",
+ "location": {
+ "column": "9",
+ "line": "11187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP3_CARDSTATUS3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@957820@macro@SDIO_RESP3_CARDSTATUS3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP3_CARDSTATUS3",
+ "location": {
+ "column": "9",
+ "line": "11188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP3_CARDSTATUS3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958003@macro@SDIO_RESP4_CARDSTATUS4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP4_CARDSTATUS4_Pos",
+ "location": {
+ "column": "9",
+ "line": "11191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP4_CARDSTATUS4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958084@macro@SDIO_RESP4_CARDSTATUS4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP4_CARDSTATUS4_Msk",
+ "location": {
+ "column": "9",
+ "line": "11192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP4_CARDSTATUS4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958188@macro@SDIO_RESP4_CARDSTATUS4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_RESP4_CARDSTATUS4",
+ "location": {
+ "column": "9",
+ "line": "11193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_RESP4_CARDSTATUS4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958371@macro@SDIO_DTIMER_DATATIME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DTIMER_DATATIME_Pos",
+ "location": {
+ "column": "9",
+ "line": "11196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DTIMER_DATATIME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958452@macro@SDIO_DTIMER_DATATIME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DTIMER_DATATIME_Msk",
+ "location": {
+ "column": "9",
+ "line": "11197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DTIMER_DATATIME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958554@macro@SDIO_DTIMER_DATATIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DTIMER_DATATIME",
+ "location": {
+ "column": "9",
+ "line": "11198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DTIMER_DATATIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958746@macro@SDIO_DLEN_DATALENGTH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DLEN_DATALENGTH_Pos",
+ "location": {
+ "column": "9",
+ "line": "11201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DLEN_DATALENGTH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958827@macro@SDIO_DLEN_DATALENGTH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DLEN_DATALENGTH_Msk",
+ "location": {
+ "column": "9",
+ "line": "11202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DLEN_DATALENGTH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@958928@macro@SDIO_DLEN_DATALENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DLEN_DATALENGTH",
+ "location": {
+ "column": "9",
+ "line": "11203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DLEN_DATALENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959120@macro@SDIO_DCTRL_DTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959201@macro@SDIO_DCTRL_DTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959301@macro@SDIO_DCTRL_DTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTEN",
+ "location": {
+ "column": "9",
+ "line": "11208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959422@macro@SDIO_DCTRL_DTDIR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTDIR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTDIR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959503@macro@SDIO_DCTRL_DTDIR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTDIR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTDIR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959603@macro@SDIO_DCTRL_DTDIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTDIR",
+ "location": {
+ "column": "9",
+ "line": "11211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTDIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959724@macro@SDIO_DCTRL_DTMODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTMODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTMODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959805@macro@SDIO_DCTRL_DTMODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTMODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTMODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@959905@macro@SDIO_DCTRL_DTMODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DTMODE",
+ "location": {
+ "column": "9",
+ "line": "11214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DTMODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960026@macro@SDIO_DCTRL_DMAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DMAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DMAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960107@macro@SDIO_DCTRL_DMAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DMAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DMAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960207@macro@SDIO_DCTRL_DMAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DMAEN",
+ "location": {
+ "column": "9",
+ "line": "11217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DMAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960330@macro@SDIO_DCTRL_DBLOCKSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960411@macro@SDIO_DCTRL_DBLOCKSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960511@macro@SDIO_DCTRL_DBLOCKSIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE",
+ "location": {
+ "column": "9",
+ "line": "11221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960637@macro@SDIO_DCTRL_DBLOCKSIZE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_0",
+ "location": {
+ "column": "9",
+ "line": "11222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960733@macro@SDIO_DCTRL_DBLOCKSIZE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_1",
+ "location": {
+ "column": "9",
+ "line": "11223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960829@macro@SDIO_DCTRL_DBLOCKSIZE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_2",
+ "location": {
+ "column": "9",
+ "line": "11224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@960925@macro@SDIO_DCTRL_DBLOCKSIZE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_DBLOCKSIZE_3",
+ "location": {
+ "column": "9",
+ "line": "11225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_DBLOCKSIZE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961023@macro@SDIO_DCTRL_RWSTART_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTART_Pos",
+ "location": {
+ "column": "9",
+ "line": "11227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTART_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961104@macro@SDIO_DCTRL_RWSTART_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTART_Msk",
+ "location": {
+ "column": "9",
+ "line": "11228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTART_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961204@macro@SDIO_DCTRL_RWSTART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTART",
+ "location": {
+ "column": "9",
+ "line": "11229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961315@macro@SDIO_DCTRL_RWSTOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "11230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961396@macro@SDIO_DCTRL_RWSTOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "11231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961496@macro@SDIO_DCTRL_RWSTOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWSTOP",
+ "location": {
+ "column": "9",
+ "line": "11232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWSTOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961607@macro@SDIO_DCTRL_RWMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961688@macro@SDIO_DCTRL_RWMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961788@macro@SDIO_DCTRL_RWMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_RWMOD",
+ "location": {
+ "column": "9",
+ "line": "11235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_RWMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961899@macro@SDIO_DCTRL_SDIOEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_SDIOEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_SDIOEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@961980@macro@SDIO_DCTRL_SDIOEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_SDIOEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_SDIOEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962080@macro@SDIO_DCTRL_SDIOEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCTRL_SDIOEN",
+ "location": {
+ "column": "9",
+ "line": "11238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCTRL_SDIOEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962275@macro@SDIO_DCOUNT_DATACOUNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCOUNT_DATACOUNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCOUNT_DATACOUNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962356@macro@SDIO_DCOUNT_DATACOUNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCOUNT_DATACOUNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCOUNT_DATACOUNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962458@macro@SDIO_DCOUNT_DATACOUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_DCOUNT_DATACOUNT",
+ "location": {
+ "column": "9",
+ "line": "11243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_DCOUNT_DATACOUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962646@macro@SDIO_STA_CCRCFAIL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CCRCFAIL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CCRCFAIL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962727@macro@SDIO_STA_CCRCFAIL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CCRCFAIL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CCRCFAIL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962827@macro@SDIO_STA_CCRCFAIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CCRCFAIL",
+ "location": {
+ "column": "9",
+ "line": "11248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CCRCFAIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@962960@macro@SDIO_STA_DCRCFAIL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DCRCFAIL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DCRCFAIL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963041@macro@SDIO_STA_DCRCFAIL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DCRCFAIL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DCRCFAIL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963141@macro@SDIO_STA_DCRCFAIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DCRCFAIL",
+ "location": {
+ "column": "9",
+ "line": "11251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DCRCFAIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963274@macro@SDIO_STA_CTIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CTIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CTIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963355@macro@SDIO_STA_CTIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CTIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CTIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963455@macro@SDIO_STA_CTIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CTIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "11254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CTIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963588@macro@SDIO_STA_DTIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DTIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DTIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963669@macro@SDIO_STA_DTIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DTIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DTIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963769@macro@SDIO_STA_DTIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DTIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "11257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DTIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963902@macro@SDIO_STA_TXUNDERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXUNDERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXUNDERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@963983@macro@SDIO_STA_TXUNDERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXUNDERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXUNDERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964083@macro@SDIO_STA_TXUNDERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXUNDERR",
+ "location": {
+ "column": "9",
+ "line": "11260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXUNDERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964216@macro@SDIO_STA_RXOVERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXOVERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXOVERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964297@macro@SDIO_STA_RXOVERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXOVERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXOVERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964397@macro@SDIO_STA_RXOVERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXOVERR",
+ "location": {
+ "column": "9",
+ "line": "11263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXOVERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964530@macro@SDIO_STA_CMDREND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDREND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDREND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964611@macro@SDIO_STA_CMDREND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDREND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDREND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964711@macro@SDIO_STA_CMDREND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDREND",
+ "location": {
+ "column": "9",
+ "line": "11266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDREND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964844@macro@SDIO_STA_CMDSENT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDSENT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDSENT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@964925@macro@SDIO_STA_CMDSENT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDSENT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDSENT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965025@macro@SDIO_STA_CMDSENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDSENT",
+ "location": {
+ "column": "9",
+ "line": "11269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDSENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965158@macro@SDIO_STA_DATAEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DATAEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DATAEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965239@macro@SDIO_STA_DATAEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DATAEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DATAEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965339@macro@SDIO_STA_DATAEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DATAEND",
+ "location": {
+ "column": "9",
+ "line": "11272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DATAEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965472@macro@SDIO_STA_STBITERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_STBITERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_STBITERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965553@macro@SDIO_STA_STBITERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_STBITERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_STBITERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965653@macro@SDIO_STA_STBITERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_STBITERR",
+ "location": {
+ "column": "9",
+ "line": "11275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_STBITERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965800@macro@SDIO_STA_DBCKEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DBCKEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DBCKEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965881@macro@SDIO_STA_DBCKEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DBCKEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DBCKEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@965981@macro@SDIO_STA_DBCKEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_DBCKEND",
+ "location": {
+ "column": "9",
+ "line": "11278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_DBCKEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966114@macro@SDIO_STA_CMDACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966195@macro@SDIO_STA_CMDACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966295@macro@SDIO_STA_CMDACT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CMDACT",
+ "location": {
+ "column": "9",
+ "line": "11281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CMDACT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966428@macro@SDIO_STA_TXACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966509@macro@SDIO_STA_TXACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966609@macro@SDIO_STA_TXACT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXACT",
+ "location": {
+ "column": "9",
+ "line": "11284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXACT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966742@macro@SDIO_STA_RXACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966823@macro@SDIO_STA_RXACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@966923@macro@SDIO_STA_RXACT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXACT",
+ "location": {
+ "column": "9",
+ "line": "11287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXACT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967056@macro@SDIO_STA_TXFIFOHE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOHE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOHE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967137@macro@SDIO_STA_TXFIFOHE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOHE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOHE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967237@macro@SDIO_STA_TXFIFOHE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOHE",
+ "location": {
+ "column": "9",
+ "line": "11290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOHE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967396@macro@SDIO_STA_RXFIFOHF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOHF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOHF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967477@macro@SDIO_STA_RXFIFOHF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOHF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOHF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967577@macro@SDIO_STA_RXFIFOHF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOHF",
+ "location": {
+ "column": "9",
+ "line": "11293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOHF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967727@macro@SDIO_STA_TXFIFOF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967808@macro@SDIO_STA_TXFIFOF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@967908@macro@SDIO_STA_TXFIFOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOF",
+ "location": {
+ "column": "9",
+ "line": "11296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968041@macro@SDIO_STA_RXFIFOF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968122@macro@SDIO_STA_RXFIFOF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968222@macro@SDIO_STA_RXFIFOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOF",
+ "location": {
+ "column": "9",
+ "line": "11299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968355@macro@SDIO_STA_TXFIFOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968436@macro@SDIO_STA_TXFIFOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968536@macro@SDIO_STA_TXFIFOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXFIFOE",
+ "location": {
+ "column": "9",
+ "line": "11302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXFIFOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968669@macro@SDIO_STA_RXFIFOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968750@macro@SDIO_STA_RXFIFOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968850@macro@SDIO_STA_RXFIFOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXFIFOE",
+ "location": {
+ "column": "9",
+ "line": "11305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXFIFOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@968983@macro@SDIO_STA_TXDAVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXDAVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXDAVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969064@macro@SDIO_STA_TXDAVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXDAVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXDAVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969164@macro@SDIO_STA_TXDAVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_TXDAVL",
+ "location": {
+ "column": "9",
+ "line": "11308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_TXDAVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969297@macro@SDIO_STA_RXDAVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXDAVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXDAVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969378@macro@SDIO_STA_RXDAVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXDAVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXDAVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969478@macro@SDIO_STA_RXDAVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_RXDAVL",
+ "location": {
+ "column": "9",
+ "line": "11311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_RXDAVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969611@macro@SDIO_STA_SDIOIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_SDIOIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_SDIOIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969692@macro@SDIO_STA_SDIOIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_SDIOIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_SDIOIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969792@macro@SDIO_STA_SDIOIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_SDIOIT",
+ "location": {
+ "column": "9",
+ "line": "11314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_SDIOIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@969925@macro@SDIO_STA_CEATAEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CEATAEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "11315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CEATAEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970006@macro@SDIO_STA_CEATAEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CEATAEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "11316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CEATAEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970106@macro@SDIO_STA_CEATAEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_STA_CEATAEND",
+ "location": {
+ "column": "9",
+ "line": "11317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_STA_CEATAEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970329@macro@SDIO_ICR_CCRCFAILC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CCRCFAILC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CCRCFAILC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970410@macro@SDIO_ICR_CCRCFAILC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CCRCFAILC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CCRCFAILC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970510@macro@SDIO_ICR_CCRCFAILC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CCRCFAILC",
+ "location": {
+ "column": "9",
+ "line": "11322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CCRCFAILC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970621@macro@SDIO_ICR_DCRCFAILC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DCRCFAILC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DCRCFAILC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970702@macro@SDIO_ICR_DCRCFAILC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DCRCFAILC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DCRCFAILC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970802@macro@SDIO_ICR_DCRCFAILC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DCRCFAILC",
+ "location": {
+ "column": "9",
+ "line": "11325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DCRCFAILC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970913@macro@SDIO_ICR_CTIMEOUTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CTIMEOUTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CTIMEOUTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@970994@macro@SDIO_ICR_CTIMEOUTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CTIMEOUTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CTIMEOUTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971094@macro@SDIO_ICR_CTIMEOUTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CTIMEOUTC",
+ "location": {
+ "column": "9",
+ "line": "11328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CTIMEOUTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971205@macro@SDIO_ICR_DTIMEOUTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DTIMEOUTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DTIMEOUTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971286@macro@SDIO_ICR_DTIMEOUTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DTIMEOUTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DTIMEOUTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971386@macro@SDIO_ICR_DTIMEOUTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DTIMEOUTC",
+ "location": {
+ "column": "9",
+ "line": "11331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DTIMEOUTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971497@macro@SDIO_ICR_TXUNDERRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_TXUNDERRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_TXUNDERRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971578@macro@SDIO_ICR_TXUNDERRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_TXUNDERRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_TXUNDERRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971678@macro@SDIO_ICR_TXUNDERRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_TXUNDERRC",
+ "location": {
+ "column": "9",
+ "line": "11334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_TXUNDERRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971789@macro@SDIO_ICR_RXOVERRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_RXOVERRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_RXOVERRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971870@macro@SDIO_ICR_RXOVERRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_RXOVERRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_RXOVERRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@971970@macro@SDIO_ICR_RXOVERRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_RXOVERRC",
+ "location": {
+ "column": "9",
+ "line": "11337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_RXOVERRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972081@macro@SDIO_ICR_CMDRENDC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDRENDC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDRENDC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972162@macro@SDIO_ICR_CMDRENDC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDRENDC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDRENDC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972262@macro@SDIO_ICR_CMDRENDC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDRENDC",
+ "location": {
+ "column": "9",
+ "line": "11340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDRENDC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972373@macro@SDIO_ICR_CMDSENTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDSENTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDSENTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972454@macro@SDIO_ICR_CMDSENTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDSENTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDSENTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972554@macro@SDIO_ICR_CMDSENTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CMDSENTC",
+ "location": {
+ "column": "9",
+ "line": "11343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CMDSENTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972665@macro@SDIO_ICR_DATAENDC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DATAENDC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DATAENDC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972746@macro@SDIO_ICR_DATAENDC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DATAENDC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DATAENDC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972846@macro@SDIO_ICR_DATAENDC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DATAENDC",
+ "location": {
+ "column": "9",
+ "line": "11346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DATAENDC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@972957@macro@SDIO_ICR_STBITERRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_STBITERRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_STBITERRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973038@macro@SDIO_ICR_STBITERRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_STBITERRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_STBITERRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973138@macro@SDIO_ICR_STBITERRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_STBITERRC",
+ "location": {
+ "column": "9",
+ "line": "11349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_STBITERRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973249@macro@SDIO_ICR_DBCKENDC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DBCKENDC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DBCKENDC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973330@macro@SDIO_ICR_DBCKENDC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DBCKENDC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DBCKENDC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973430@macro@SDIO_ICR_DBCKENDC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_DBCKENDC",
+ "location": {
+ "column": "9",
+ "line": "11352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_DBCKENDC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973541@macro@SDIO_ICR_SDIOITC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_SDIOITC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_SDIOITC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973622@macro@SDIO_ICR_SDIOITC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_SDIOITC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_SDIOITC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973722@macro@SDIO_ICR_SDIOITC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_SDIOITC",
+ "location": {
+ "column": "9",
+ "line": "11355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_SDIOITC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973833@macro@SDIO_ICR_CEATAENDC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CEATAENDC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CEATAENDC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@973914@macro@SDIO_ICR_CEATAENDC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CEATAENDC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CEATAENDC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974014@macro@SDIO_ICR_CEATAENDC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_ICR_CEATAENDC",
+ "location": {
+ "column": "9",
+ "line": "11358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_ICR_CEATAENDC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974209@macro@SDIO_MASK_CCRCFAILIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CCRCFAILIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CCRCFAILIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974290@macro@SDIO_MASK_CCRCFAILIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CCRCFAILIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CCRCFAILIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974390@macro@SDIO_MASK_CCRCFAILIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CCRCFAILIE",
+ "location": {
+ "column": "9",
+ "line": "11363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CCRCFAILIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974520@macro@SDIO_MASK_DCRCFAILIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DCRCFAILIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DCRCFAILIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974601@macro@SDIO_MASK_DCRCFAILIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DCRCFAILIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DCRCFAILIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974701@macro@SDIO_MASK_DCRCFAILIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DCRCFAILIE",
+ "location": {
+ "column": "9",
+ "line": "11366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DCRCFAILIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974831@macro@SDIO_MASK_CTIMEOUTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CTIMEOUTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CTIMEOUTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@974912@macro@SDIO_MASK_CTIMEOUTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CTIMEOUTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CTIMEOUTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975012@macro@SDIO_MASK_CTIMEOUTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CTIMEOUTIE",
+ "location": {
+ "column": "9",
+ "line": "11369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CTIMEOUTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975142@macro@SDIO_MASK_DTIMEOUTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DTIMEOUTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DTIMEOUTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975223@macro@SDIO_MASK_DTIMEOUTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DTIMEOUTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DTIMEOUTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975323@macro@SDIO_MASK_DTIMEOUTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DTIMEOUTIE",
+ "location": {
+ "column": "9",
+ "line": "11372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DTIMEOUTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975453@macro@SDIO_MASK_TXUNDERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXUNDERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXUNDERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975534@macro@SDIO_MASK_TXUNDERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXUNDERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXUNDERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975634@macro@SDIO_MASK_TXUNDERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXUNDERRIE",
+ "location": {
+ "column": "9",
+ "line": "11375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXUNDERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975764@macro@SDIO_MASK_RXOVERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXOVERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXOVERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975845@macro@SDIO_MASK_RXOVERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXOVERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXOVERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@975945@macro@SDIO_MASK_RXOVERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXOVERRIE",
+ "location": {
+ "column": "9",
+ "line": "11378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXOVERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976075@macro@SDIO_MASK_CMDRENDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDRENDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDRENDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976156@macro@SDIO_MASK_CMDRENDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDRENDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDRENDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976256@macro@SDIO_MASK_CMDRENDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDRENDIE",
+ "location": {
+ "column": "9",
+ "line": "11381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDRENDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976386@macro@SDIO_MASK_CMDSENTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDSENTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDSENTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976467@macro@SDIO_MASK_CMDSENTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDSENTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDSENTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976567@macro@SDIO_MASK_CMDSENTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDSENTIE",
+ "location": {
+ "column": "9",
+ "line": "11384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDSENTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976697@macro@SDIO_MASK_DATAENDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DATAENDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DATAENDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976778@macro@SDIO_MASK_DATAENDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DATAENDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DATAENDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@976878@macro@SDIO_MASK_DATAENDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DATAENDIE",
+ "location": {
+ "column": "9",
+ "line": "11387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DATAENDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977008@macro@SDIO_MASK_STBITERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_STBITERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_STBITERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977089@macro@SDIO_MASK_STBITERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_STBITERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_STBITERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977189@macro@SDIO_MASK_STBITERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_STBITERRIE",
+ "location": {
+ "column": "9",
+ "line": "11390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_STBITERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977319@macro@SDIO_MASK_DBCKENDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DBCKENDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DBCKENDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977400@macro@SDIO_MASK_DBCKENDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DBCKENDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DBCKENDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977500@macro@SDIO_MASK_DBCKENDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_DBCKENDIE",
+ "location": {
+ "column": "9",
+ "line": "11393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_DBCKENDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977630@macro@SDIO_MASK_CMDACTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDACTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDACTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977711@macro@SDIO_MASK_CMDACTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDACTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDACTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977811@macro@SDIO_MASK_CMDACTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CMDACTIE",
+ "location": {
+ "column": "9",
+ "line": "11396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CMDACTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@977941@macro@SDIO_MASK_TXACTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXACTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXACTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978022@macro@SDIO_MASK_TXACTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXACTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXACTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978122@macro@SDIO_MASK_TXACTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXACTIE",
+ "location": {
+ "column": "9",
+ "line": "11399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXACTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978252@macro@SDIO_MASK_RXACTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXACTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXACTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978333@macro@SDIO_MASK_RXACTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXACTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXACTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978433@macro@SDIO_MASK_RXACTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXACTIE",
+ "location": {
+ "column": "9",
+ "line": "11402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXACTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978563@macro@SDIO_MASK_TXFIFOHEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOHEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOHEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978644@macro@SDIO_MASK_TXFIFOHEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOHEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOHEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978744@macro@SDIO_MASK_TXFIFOHEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOHEIE",
+ "location": {
+ "column": "9",
+ "line": "11405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOHEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978874@macro@SDIO_MASK_RXFIFOHFIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOHFIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOHFIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@978955@macro@SDIO_MASK_RXFIFOHFIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOHFIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOHFIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979055@macro@SDIO_MASK_RXFIFOHFIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOHFIE",
+ "location": {
+ "column": "9",
+ "line": "11408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOHFIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979185@macro@SDIO_MASK_TXFIFOFIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOFIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOFIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979266@macro@SDIO_MASK_TXFIFOFIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOFIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOFIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979366@macro@SDIO_MASK_TXFIFOFIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOFIE",
+ "location": {
+ "column": "9",
+ "line": "11411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOFIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979496@macro@SDIO_MASK_RXFIFOFIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOFIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOFIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979577@macro@SDIO_MASK_RXFIFOFIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOFIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOFIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979677@macro@SDIO_MASK_RXFIFOFIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOFIE",
+ "location": {
+ "column": "9",
+ "line": "11414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOFIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979807@macro@SDIO_MASK_TXFIFOEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979888@macro@SDIO_MASK_TXFIFOEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@979988@macro@SDIO_MASK_TXFIFOEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXFIFOEIE",
+ "location": {
+ "column": "9",
+ "line": "11417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXFIFOEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980118@macro@SDIO_MASK_RXFIFOEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980199@macro@SDIO_MASK_RXFIFOEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980299@macro@SDIO_MASK_RXFIFOEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXFIFOEIE",
+ "location": {
+ "column": "9",
+ "line": "11420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXFIFOEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980429@macro@SDIO_MASK_TXDAVLIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXDAVLIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXDAVLIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980510@macro@SDIO_MASK_TXDAVLIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXDAVLIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXDAVLIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980610@macro@SDIO_MASK_TXDAVLIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_TXDAVLIE",
+ "location": {
+ "column": "9",
+ "line": "11423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_TXDAVLIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980740@macro@SDIO_MASK_RXDAVLIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXDAVLIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXDAVLIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980821@macro@SDIO_MASK_RXDAVLIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXDAVLIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXDAVLIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@980921@macro@SDIO_MASK_RXDAVLIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_RXDAVLIE",
+ "location": {
+ "column": "9",
+ "line": "11426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_RXDAVLIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981051@macro@SDIO_MASK_SDIOITIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_SDIOITIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_SDIOITIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981132@macro@SDIO_MASK_SDIOITIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_SDIOITIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_SDIOITIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981232@macro@SDIO_MASK_SDIOITIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_SDIOITIE",
+ "location": {
+ "column": "9",
+ "line": "11429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_SDIOITIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981365@macro@SDIO_MASK_CEATAENDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CEATAENDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CEATAENDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981446@macro@SDIO_MASK_CEATAENDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CEATAENDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CEATAENDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981546@macro@SDIO_MASK_CEATAENDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_MASK_CEATAENDIE",
+ "location": {
+ "column": "9",
+ "line": "11432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_MASK_CEATAENDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981776@macro@SDIO_FIFOCNT_FIFOCOUNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981857@macro@SDIO_FIFOCNT_FIFOCOUNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@981959@macro@SDIO_FIFOCNT_FIFOCOUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFOCNT_FIFOCOUNT",
+ "location": {
+ "column": "9",
+ "line": "11437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFOCNT_FIFOCOUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@982195@macro@SDIO_FIFO_FIFODATA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFO_FIFODATA_Pos",
+ "location": {
+ "column": "9",
+ "line": "11440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFO_FIFODATA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@982276@macro@SDIO_FIFO_FIFODATA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFO_FIFODATA_Msk",
+ "location": {
+ "column": "9",
+ "line": "11441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFO_FIFODATA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@982376@macro@SDIO_FIFO_FIFODATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDIO_FIFO_FIFODATA",
+ "location": {
+ "column": "9",
+ "line": "11442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SDIO_FIFO_FIFODATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@982906@macro@SPI_I2S_FULLDUPLEX_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2S_FULLDUPLEX_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "11449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2S_FULLDUPLEX_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983102@macro@SPI_CR1_CPHA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPHA_Pos",
+ "location": {
+ "column": "9",
+ "line": "11452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPHA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983183@macro@SPI_CR1_CPHA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPHA_Msk",
+ "location": {
+ "column": "9",
+ "line": "11453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPHA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983283@macro@SPI_CR1_CPHA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPHA",
+ "location": {
+ "column": "9",
+ "line": "11454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPHA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983387@macro@SPI_CR1_CPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983468@macro@SPI_CR1_CPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983568@macro@SPI_CR1_CPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CPOL",
+ "location": {
+ "column": "9",
+ "line": "11457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983672@macro@SPI_CR1_MSTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_MSTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_MSTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983753@macro@SPI_CR1_MSTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_MSTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_MSTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983853@macro@SPI_CR1_MSTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_MSTR",
+ "location": {
+ "column": "9",
+ "line": "11460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_MSTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@983959@macro@SPI_CR1_BR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984040@macro@SPI_CR1_BR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984140@macro@SPI_CR1_BR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR",
+ "location": {
+ "column": "9",
+ "line": "11464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984260@macro@SPI_CR1_BR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR_0",
+ "location": {
+ "column": "9",
+ "line": "11465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984360@macro@SPI_CR1_BR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR_1",
+ "location": {
+ "column": "9",
+ "line": "11466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984460@macro@SPI_CR1_BR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BR_2",
+ "location": {
+ "column": "9",
+ "line": "11467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984562@macro@SPI_CR1_SPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984643@macro@SPI_CR1_SPE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SPE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SPE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984743@macro@SPI_CR1_SPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SPE",
+ "location": {
+ "column": "9",
+ "line": "11471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984866@macro@SPI_CR1_LSBFIRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_LSBFIRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "11472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_LSBFIRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@984947@macro@SPI_CR1_LSBFIRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_LSBFIRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "11473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_LSBFIRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985047@macro@SPI_CR1_LSBFIRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_LSBFIRST",
+ "location": {
+ "column": "9",
+ "line": "11474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_LSBFIRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985170@macro@SPI_CR1_SSI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSI_Pos",
+ "location": {
+ "column": "9",
+ "line": "11475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985251@macro@SPI_CR1_SSI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSI_Msk",
+ "location": {
+ "column": "9",
+ "line": "11476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985351@macro@SPI_CR1_SSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSI",
+ "location": {
+ "column": "9",
+ "line": "11477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985474@macro@SPI_CR1_SSM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSM_Pos",
+ "location": {
+ "column": "9",
+ "line": "11478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985555@macro@SPI_CR1_SSM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSM_Msk",
+ "location": {
+ "column": "9",
+ "line": "11479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985655@macro@SPI_CR1_SSM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_SSM",
+ "location": {
+ "column": "9",
+ "line": "11480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_SSM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985778@macro@SPI_CR1_RXONLY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_RXONLY_Pos",
+ "location": {
+ "column": "9",
+ "line": "11481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_RXONLY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985859@macro@SPI_CR1_RXONLY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_RXONLY_Msk",
+ "location": {
+ "column": "9",
+ "line": "11482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_RXONLY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@985959@macro@SPI_CR1_RXONLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_RXONLY",
+ "location": {
+ "column": "9",
+ "line": "11483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_RXONLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986082@macro@SPI_CR1_DFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_DFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_DFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986163@macro@SPI_CR1_DFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_DFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_DFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986263@macro@SPI_CR1_DFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_DFF",
+ "location": {
+ "column": "9",
+ "line": "11486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_DFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986386@macro@SPI_CR1_CRCNEXT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCNEXT_Pos",
+ "location": {
+ "column": "9",
+ "line": "11487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCNEXT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986467@macro@SPI_CR1_CRCNEXT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCNEXT_Msk",
+ "location": {
+ "column": "9",
+ "line": "11488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCNEXT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986567@macro@SPI_CR1_CRCNEXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCNEXT",
+ "location": {
+ "column": "9",
+ "line": "11489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCNEXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986690@macro@SPI_CR1_CRCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986771@macro@SPI_CR1_CRCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986871@macro@SPI_CR1_CRCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_CRCEN",
+ "location": {
+ "column": "9",
+ "line": "11492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_CRCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@986994@macro@SPI_CR1_BIDIOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987075@macro@SPI_CR1_BIDIOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987175@macro@SPI_CR1_BIDIOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIOE",
+ "location": {
+ "column": "9",
+ "line": "11495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987298@macro@SPI_CR1_BIDIMODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIMODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIMODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987379@macro@SPI_CR1_BIDIMODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIMODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIMODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987479@macro@SPI_CR1_BIDIMODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR1_BIDIMODE",
+ "location": {
+ "column": "9",
+ "line": "11498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR1_BIDIMODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987686@macro@SPI_CR2_RXDMAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXDMAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXDMAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987767@macro@SPI_CR2_RXDMAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXDMAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXDMAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987867@macro@SPI_CR2_RXDMAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXDMAEN",
+ "location": {
+ "column": "9",
+ "line": "11503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXDMAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@987991@macro@SPI_CR2_TXDMAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXDMAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXDMAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988072@macro@SPI_CR2_TXDMAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXDMAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXDMAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988172@macro@SPI_CR2_TXDMAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXDMAEN",
+ "location": {
+ "column": "9",
+ "line": "11506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXDMAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988296@macro@SPI_CR2_SSOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_SSOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_SSOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988377@macro@SPI_CR2_SSOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_SSOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_SSOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988477@macro@SPI_CR2_SSOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_SSOE",
+ "location": {
+ "column": "9",
+ "line": "11509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_SSOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988601@macro@SPI_CR2_FRF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_FRF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_FRF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988682@macro@SPI_CR2_FRF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_FRF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_FRF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988782@macro@SPI_CR2_FRF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_FRF",
+ "location": {
+ "column": "9",
+ "line": "11512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_FRF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988906@macro@SPI_CR2_ERRIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_ERRIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_ERRIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@988987@macro@SPI_CR2_ERRIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_ERRIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_ERRIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989087@macro@SPI_CR2_ERRIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_ERRIE",
+ "location": {
+ "column": "9",
+ "line": "11515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_ERRIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989211@macro@SPI_CR2_RXNEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXNEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXNEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989292@macro@SPI_CR2_RXNEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXNEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXNEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989392@macro@SPI_CR2_RXNEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_RXNEIE",
+ "location": {
+ "column": "9",
+ "line": "11518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_RXNEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989516@macro@SPI_CR2_TXEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989597@macro@SPI_CR2_TXEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989697@macro@SPI_CR2_TXEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CR2_TXEIE",
+ "location": {
+ "column": "9",
+ "line": "11521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CR2_TXEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989905@macro@SPI_SR_RXNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_RXNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_RXNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@989986@macro@SPI_SR_RXNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_RXNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_RXNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990086@macro@SPI_SR_RXNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_RXNE",
+ "location": {
+ "column": "9",
+ "line": "11526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_RXNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990198@macro@SPI_SR_TXE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_TXE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_TXE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990279@macro@SPI_SR_TXE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_TXE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_TXE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990379@macro@SPI_SR_TXE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_TXE",
+ "location": {
+ "column": "9",
+ "line": "11529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_TXE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990491@macro@SPI_SR_CHSIDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CHSIDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CHSIDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990572@macro@SPI_SR_CHSIDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CHSIDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CHSIDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990672@macro@SPI_SR_CHSIDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CHSIDE",
+ "location": {
+ "column": "9",
+ "line": "11532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CHSIDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990784@macro@SPI_SR_UDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_UDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_UDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990865@macro@SPI_SR_UDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_UDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_UDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@990965@macro@SPI_SR_UDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_UDR",
+ "location": {
+ "column": "9",
+ "line": "11535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_UDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991077@macro@SPI_SR_CRCERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CRCERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CRCERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991158@macro@SPI_SR_CRCERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CRCERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CRCERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991258@macro@SPI_SR_CRCERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_CRCERR",
+ "location": {
+ "column": "9",
+ "line": "11538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_CRCERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991370@macro@SPI_SR_MODF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_MODF_Pos",
+ "location": {
+ "column": "9",
+ "line": "11539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_MODF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991451@macro@SPI_SR_MODF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_MODF_Msk",
+ "location": {
+ "column": "9",
+ "line": "11540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_MODF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991551@macro@SPI_SR_MODF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_MODF",
+ "location": {
+ "column": "9",
+ "line": "11541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_MODF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991663@macro@SPI_SR_OVR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_OVR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_OVR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991744@macro@SPI_SR_OVR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_OVR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_OVR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991844@macro@SPI_SR_OVR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_OVR",
+ "location": {
+ "column": "9",
+ "line": "11544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_OVR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@991956@macro@SPI_SR_BSY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_BSY_Pos",
+ "location": {
+ "column": "9",
+ "line": "11545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_BSY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992037@macro@SPI_SR_BSY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_BSY_Msk",
+ "location": {
+ "column": "9",
+ "line": "11546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_BSY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992137@macro@SPI_SR_BSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_BSY",
+ "location": {
+ "column": "9",
+ "line": "11547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_BSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992249@macro@SPI_SR_FRE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_FRE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_FRE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992330@macro@SPI_SR_FRE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_FRE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_FRE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992430@macro@SPI_SR_FRE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_SR_FRE",
+ "location": {
+ "column": "9",
+ "line": "11550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_SR_FRE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992626@macro@SPI_DR_DR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_DR_DR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_DR_DR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992707@macro@SPI_DR_DR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_DR_DR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_DR_DR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@992807@macro@SPI_DR_DR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_DR_DR",
+ "location": {
+ "column": "9",
+ "line": "11555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_DR_DR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993002@macro@SPI_CRCPR_CRCPOLY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CRCPR_CRCPOLY_Pos",
+ "location": {
+ "column": "9",
+ "line": "11558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CRCPR_CRCPOLY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993083@macro@SPI_CRCPR_CRCPOLY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CRCPR_CRCPOLY_Msk",
+ "location": {
+ "column": "9",
+ "line": "11559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CRCPR_CRCPOLY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993183@macro@SPI_CRCPR_CRCPOLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CRCPR_CRCPOLY",
+ "location": {
+ "column": "9",
+ "line": "11560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_CRCPR_CRCPOLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993378@macro@SPI_RXCRCR_RXCRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_RXCRCR_RXCRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_RXCRCR_RXCRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993459@macro@SPI_RXCRCR_RXCRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_RXCRCR_RXCRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_RXCRCR_RXCRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993559@macro@SPI_RXCRCR_RXCRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_RXCRCR_RXCRC",
+ "location": {
+ "column": "9",
+ "line": "11565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_RXCRCR_RXCRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993754@macro@SPI_TXCRCR_TXCRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_TXCRCR_TXCRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_TXCRCR_TXCRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993835@macro@SPI_TXCRCR_TXCRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_TXCRCR_TXCRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_TXCRCR_TXCRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@993935@macro@SPI_TXCRCR_TXCRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_TXCRCR_TXCRC",
+ "location": {
+ "column": "9",
+ "line": "11570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_TXCRCR_TXCRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994130@macro@SPI_I2SCFGR_CHLEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CHLEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CHLEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994211@macro@SPI_I2SCFGR_CHLEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CHLEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CHLEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994311@macro@SPI_I2SCFGR_CHLEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CHLEN",
+ "location": {
+ "column": "9",
+ "line": "11575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CHLEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994450@macro@SPI_I2SCFGR_DATLEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_DATLEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_DATLEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994531@macro@SPI_I2SCFGR_DATLEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_DATLEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_DATLEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994631@macro@SPI_I2SCFGR_DATLEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_DATLEN",
+ "location": {
+ "column": "9",
+ "line": "11579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_DATLEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994768@macro@SPI_I2SCFGR_DATLEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_DATLEN_0",
+ "location": {
+ "column": "9",
+ "line": "11580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_DATLEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994868@macro@SPI_I2SCFGR_DATLEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_DATLEN_1",
+ "location": {
+ "column": "9",
+ "line": "11581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_DATLEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@994970@macro@SPI_I2SCFGR_CKPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CKPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CKPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995051@macro@SPI_I2SCFGR_CKPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CKPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CKPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995151@macro@SPI_I2SCFGR_CKPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_CKPOL",
+ "location": {
+ "column": "9",
+ "line": "11585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_CKPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995282@macro@SPI_I2SCFGR_I2SSTD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SSTD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SSTD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995363@macro@SPI_I2SCFGR_I2SSTD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SSTD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SSTD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995463@macro@SPI_I2SCFGR_I2SSTD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SSTD",
+ "location": {
+ "column": "9",
+ "line": "11589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SSTD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995592@macro@SPI_I2SCFGR_I2SSTD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SSTD_0",
+ "location": {
+ "column": "9",
+ "line": "11590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SSTD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995692@macro@SPI_I2SCFGR_I2SSTD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SSTD_1",
+ "location": {
+ "column": "9",
+ "line": "11591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SSTD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995794@macro@SPI_I2SCFGR_PCMSYNC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_PCMSYNC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_PCMSYNC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995875@macro@SPI_I2SCFGR_PCMSYNC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_PCMSYNC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_PCMSYNC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@995975@macro@SPI_I2SCFGR_PCMSYNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_PCMSYNC",
+ "location": {
+ "column": "9",
+ "line": "11595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_PCMSYNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996106@macro@SPI_I2SCFGR_I2SCFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SCFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "11597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SCFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996187@macro@SPI_I2SCFGR_I2SCFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SCFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "11598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SCFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996287@macro@SPI_I2SCFGR_I2SCFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SCFG",
+ "location": {
+ "column": "9",
+ "line": "11599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SCFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996416@macro@SPI_I2SCFGR_I2SCFG_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SCFG_0",
+ "location": {
+ "column": "9",
+ "line": "11600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SCFG_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996516@macro@SPI_I2SCFGR_I2SCFG_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SCFG_1",
+ "location": {
+ "column": "9",
+ "line": "11601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SCFG_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996618@macro@SPI_I2SCFGR_I2SE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996699@macro@SPI_I2SCFGR_I2SE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996799@macro@SPI_I2SCFGR_I2SE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SE",
+ "location": {
+ "column": "9",
+ "line": "11605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996905@macro@SPI_I2SCFGR_I2SMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@996986@macro@SPI_I2SCFGR_I2SMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997086@macro@SPI_I2SCFGR_I2SMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SCFGR_I2SMOD",
+ "location": {
+ "column": "9",
+ "line": "11608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SCFGR_I2SMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997276@macro@SPI_I2SPR_I2SDIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_I2SDIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "11611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_I2SDIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997357@macro@SPI_I2SPR_I2SDIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_I2SDIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "11612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_I2SDIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997457@macro@SPI_I2SPR_I2SDIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_I2SDIV",
+ "location": {
+ "column": "9",
+ "line": "11613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_I2SDIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997573@macro@SPI_I2SPR_ODD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_ODD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_ODD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997654@macro@SPI_I2SPR_ODD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_ODD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_ODD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997754@macro@SPI_I2SPR_ODD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_ODD",
+ "location": {
+ "column": "9",
+ "line": "11616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_ODD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997870@macro@SPI_I2SPR_MCKOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_MCKOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_MCKOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@997951@macro@SPI_I2SPR_MCKOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_MCKOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_MCKOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@998051@macro@SPI_I2SPR_MCKOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_I2SPR_MCKOE",
+ "location": {
+ "column": "9",
+ "line": "11619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SPI_I2SPR_MCKOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@998661@macro@SYSCFG_MEMRMP_MEM_MODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_MEMRMP_MEM_MODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_MEMRMP_MEM_MODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@998742@macro@SYSCFG_MEMRMP_MEM_MODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_MEMRMP_MEM_MODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_MEMRMP_MEM_MODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@998845@macro@SYSCFG_MEMRMP_MEM_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_MEMRMP_MEM_MODE",
+ "location": {
+ "column": "9",
+ "line": "11629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_MEMRMP_MEM_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@998960@macro@SYSCFG_MEMRMP_MEM_MODE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_MEMRMP_MEM_MODE_0",
+ "location": {
+ "column": "9",
+ "line": "11630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_MEMRMP_MEM_MODE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999063@macro@SYSCFG_MEMRMP_MEM_MODE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_MEMRMP_MEM_MODE_1",
+ "location": {
+ "column": "9",
+ "line": "11631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_MEMRMP_MEM_MODE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999248@macro@SYSCFG_PMC_MII_RMII_SEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_PMC_MII_RMII_SEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "11633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_PMC_MII_RMII_SEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999329@macro@SYSCFG_PMC_MII_RMII_SEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_PMC_MII_RMII_SEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "11634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_PMC_MII_RMII_SEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999433@macro@SYSCFG_PMC_MII_RMII_SEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_PMC_MII_RMII_SEL",
+ "location": {
+ "column": "9",
+ "line": "11635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_PMC_MII_RMII_SEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999623@macro@SYSCFG_PMC_MII_RMII",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_PMC_MII_RMII",
+ "location": {
+ "column": "9",
+ "line": "11637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_PMC_MII_RMII",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999776@macro@SYSCFG_EXTICR1_EXTI0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_Pos",
+ "location": {
+ "column": "9",
+ "line": "11640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999857@macro@SYSCFG_EXTICR1_EXTI0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_Msk",
+ "location": {
+ "column": "9",
+ "line": "11641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@999958@macro@SYSCFG_EXTICR1_EXTI0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0",
+ "location": {
+ "column": "9",
+ "line": "11642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000066@macro@SYSCFG_EXTICR1_EXTI1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_Pos",
+ "location": {
+ "column": "9",
+ "line": "11643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000147@macro@SYSCFG_EXTICR1_EXTI1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_Msk",
+ "location": {
+ "column": "9",
+ "line": "11644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000248@macro@SYSCFG_EXTICR1_EXTI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1",
+ "location": {
+ "column": "9",
+ "line": "11645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000356@macro@SYSCFG_EXTICR1_EXTI2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_Pos",
+ "location": {
+ "column": "9",
+ "line": "11646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000437@macro@SYSCFG_EXTICR1_EXTI2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_Msk",
+ "location": {
+ "column": "9",
+ "line": "11647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000538@macro@SYSCFG_EXTICR1_EXTI2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2",
+ "location": {
+ "column": "9",
+ "line": "11648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000646@macro@SYSCFG_EXTICR1_EXTI3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_Pos",
+ "location": {
+ "column": "9",
+ "line": "11649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000727@macro@SYSCFG_EXTICR1_EXTI3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_Msk",
+ "location": {
+ "column": "9",
+ "line": "11650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000828@macro@SYSCFG_EXTICR1_EXTI3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3",
+ "location": {
+ "column": "9",
+ "line": "11651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1000983@macro@SYSCFG_EXTICR1_EXTI0_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PA",
+ "location": {
+ "column": "9",
+ "line": "11655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001080@macro@SYSCFG_EXTICR1_EXTI0_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PB",
+ "location": {
+ "column": "9",
+ "line": "11656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001177@macro@SYSCFG_EXTICR1_EXTI0_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PC",
+ "location": {
+ "column": "9",
+ "line": "11657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001274@macro@SYSCFG_EXTICR1_EXTI0_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PD",
+ "location": {
+ "column": "9",
+ "line": "11658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001371@macro@SYSCFG_EXTICR1_EXTI0_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PE",
+ "location": {
+ "column": "9",
+ "line": "11659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001468@macro@SYSCFG_EXTICR1_EXTI0_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PF",
+ "location": {
+ "column": "9",
+ "line": "11660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001565@macro@SYSCFG_EXTICR1_EXTI0_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PG",
+ "location": {
+ "column": "9",
+ "line": "11661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001662@macro@SYSCFG_EXTICR1_EXTI0_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PH",
+ "location": {
+ "column": "9",
+ "line": "11662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001759@macro@SYSCFG_EXTICR1_EXTI0_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI0_PI",
+ "location": {
+ "column": "9",
+ "line": "11663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI0_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1001905@macro@SYSCFG_EXTICR1_EXTI1_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PA",
+ "location": {
+ "column": "9",
+ "line": "11668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002002@macro@SYSCFG_EXTICR1_EXTI1_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PB",
+ "location": {
+ "column": "9",
+ "line": "11669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002099@macro@SYSCFG_EXTICR1_EXTI1_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PC",
+ "location": {
+ "column": "9",
+ "line": "11670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002196@macro@SYSCFG_EXTICR1_EXTI1_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PD",
+ "location": {
+ "column": "9",
+ "line": "11671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002293@macro@SYSCFG_EXTICR1_EXTI1_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PE",
+ "location": {
+ "column": "9",
+ "line": "11672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002390@macro@SYSCFG_EXTICR1_EXTI1_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PF",
+ "location": {
+ "column": "9",
+ "line": "11673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002487@macro@SYSCFG_EXTICR1_EXTI1_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PG",
+ "location": {
+ "column": "9",
+ "line": "11674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002584@macro@SYSCFG_EXTICR1_EXTI1_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PH",
+ "location": {
+ "column": "9",
+ "line": "11675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002681@macro@SYSCFG_EXTICR1_EXTI1_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI1_PI",
+ "location": {
+ "column": "9",
+ "line": "11676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI1_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002827@macro@SYSCFG_EXTICR1_EXTI2_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PA",
+ "location": {
+ "column": "9",
+ "line": "11681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1002924@macro@SYSCFG_EXTICR1_EXTI2_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PB",
+ "location": {
+ "column": "9",
+ "line": "11682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003021@macro@SYSCFG_EXTICR1_EXTI2_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PC",
+ "location": {
+ "column": "9",
+ "line": "11683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003118@macro@SYSCFG_EXTICR1_EXTI2_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PD",
+ "location": {
+ "column": "9",
+ "line": "11684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003215@macro@SYSCFG_EXTICR1_EXTI2_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PE",
+ "location": {
+ "column": "9",
+ "line": "11685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003312@macro@SYSCFG_EXTICR1_EXTI2_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PF",
+ "location": {
+ "column": "9",
+ "line": "11686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003409@macro@SYSCFG_EXTICR1_EXTI2_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PG",
+ "location": {
+ "column": "9",
+ "line": "11687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003506@macro@SYSCFG_EXTICR1_EXTI2_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PH",
+ "location": {
+ "column": "9",
+ "line": "11688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003603@macro@SYSCFG_EXTICR1_EXTI2_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI2_PI",
+ "location": {
+ "column": "9",
+ "line": "11689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI2_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003749@macro@SYSCFG_EXTICR1_EXTI3_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PA",
+ "location": {
+ "column": "9",
+ "line": "11694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003846@macro@SYSCFG_EXTICR1_EXTI3_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PB",
+ "location": {
+ "column": "9",
+ "line": "11695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1003943@macro@SYSCFG_EXTICR1_EXTI3_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PC",
+ "location": {
+ "column": "9",
+ "line": "11696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004040@macro@SYSCFG_EXTICR1_EXTI3_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PD",
+ "location": {
+ "column": "9",
+ "line": "11697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004137@macro@SYSCFG_EXTICR1_EXTI3_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PE",
+ "location": {
+ "column": "9",
+ "line": "11698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004234@macro@SYSCFG_EXTICR1_EXTI3_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PF",
+ "location": {
+ "column": "9",
+ "line": "11699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004331@macro@SYSCFG_EXTICR1_EXTI3_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PG",
+ "location": {
+ "column": "9",
+ "line": "11700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004428@macro@SYSCFG_EXTICR1_EXTI3_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PH",
+ "location": {
+ "column": "9",
+ "line": "11701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004525@macro@SYSCFG_EXTICR1_EXTI3_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR1_EXTI3_PI",
+ "location": {
+ "column": "9",
+ "line": "11702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR1_EXTI3_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004706@macro@SYSCFG_EXTICR2_EXTI4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_Pos",
+ "location": {
+ "column": "9",
+ "line": "11705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004787@macro@SYSCFG_EXTICR2_EXTI4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_Msk",
+ "location": {
+ "column": "9",
+ "line": "11706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004888@macro@SYSCFG_EXTICR2_EXTI4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4",
+ "location": {
+ "column": "9",
+ "line": "11707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1004996@macro@SYSCFG_EXTICR2_EXTI5_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_Pos",
+ "location": {
+ "column": "9",
+ "line": "11708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005077@macro@SYSCFG_EXTICR2_EXTI5_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_Msk",
+ "location": {
+ "column": "9",
+ "line": "11709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005178@macro@SYSCFG_EXTICR2_EXTI5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5",
+ "location": {
+ "column": "9",
+ "line": "11710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005286@macro@SYSCFG_EXTICR2_EXTI6_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_Pos",
+ "location": {
+ "column": "9",
+ "line": "11711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005367@macro@SYSCFG_EXTICR2_EXTI6_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_Msk",
+ "location": {
+ "column": "9",
+ "line": "11712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005468@macro@SYSCFG_EXTICR2_EXTI6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6",
+ "location": {
+ "column": "9",
+ "line": "11713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005576@macro@SYSCFG_EXTICR2_EXTI7_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_Pos",
+ "location": {
+ "column": "9",
+ "line": "11714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005657@macro@SYSCFG_EXTICR2_EXTI7_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_Msk",
+ "location": {
+ "column": "9",
+ "line": "11715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005758@macro@SYSCFG_EXTICR2_EXTI7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7",
+ "location": {
+ "column": "9",
+ "line": "11716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1005915@macro@SYSCFG_EXTICR2_EXTI4_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PA",
+ "location": {
+ "column": "9",
+ "line": "11721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006012@macro@SYSCFG_EXTICR2_EXTI4_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PB",
+ "location": {
+ "column": "9",
+ "line": "11722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006109@macro@SYSCFG_EXTICR2_EXTI4_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PC",
+ "location": {
+ "column": "9",
+ "line": "11723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006206@macro@SYSCFG_EXTICR2_EXTI4_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PD",
+ "location": {
+ "column": "9",
+ "line": "11724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006303@macro@SYSCFG_EXTICR2_EXTI4_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PE",
+ "location": {
+ "column": "9",
+ "line": "11725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006400@macro@SYSCFG_EXTICR2_EXTI4_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PF",
+ "location": {
+ "column": "9",
+ "line": "11726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006497@macro@SYSCFG_EXTICR2_EXTI4_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PG",
+ "location": {
+ "column": "9",
+ "line": "11727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006594@macro@SYSCFG_EXTICR2_EXTI4_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PH",
+ "location": {
+ "column": "9",
+ "line": "11728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006691@macro@SYSCFG_EXTICR2_EXTI4_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI4_PI",
+ "location": {
+ "column": "9",
+ "line": "11729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI4_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006837@macro@SYSCFG_EXTICR2_EXTI5_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PA",
+ "location": {
+ "column": "9",
+ "line": "11734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1006934@macro@SYSCFG_EXTICR2_EXTI5_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PB",
+ "location": {
+ "column": "9",
+ "line": "11735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007031@macro@SYSCFG_EXTICR2_EXTI5_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PC",
+ "location": {
+ "column": "9",
+ "line": "11736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007128@macro@SYSCFG_EXTICR2_EXTI5_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PD",
+ "location": {
+ "column": "9",
+ "line": "11737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007225@macro@SYSCFG_EXTICR2_EXTI5_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PE",
+ "location": {
+ "column": "9",
+ "line": "11738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007322@macro@SYSCFG_EXTICR2_EXTI5_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PF",
+ "location": {
+ "column": "9",
+ "line": "11739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007419@macro@SYSCFG_EXTICR2_EXTI5_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PG",
+ "location": {
+ "column": "9",
+ "line": "11740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007516@macro@SYSCFG_EXTICR2_EXTI5_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PH",
+ "location": {
+ "column": "9",
+ "line": "11741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007613@macro@SYSCFG_EXTICR2_EXTI5_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI5_PI",
+ "location": {
+ "column": "9",
+ "line": "11742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI5_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007759@macro@SYSCFG_EXTICR2_EXTI6_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PA",
+ "location": {
+ "column": "9",
+ "line": "11747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007856@macro@SYSCFG_EXTICR2_EXTI6_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PB",
+ "location": {
+ "column": "9",
+ "line": "11748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1007953@macro@SYSCFG_EXTICR2_EXTI6_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PC",
+ "location": {
+ "column": "9",
+ "line": "11749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008050@macro@SYSCFG_EXTICR2_EXTI6_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PD",
+ "location": {
+ "column": "9",
+ "line": "11750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008147@macro@SYSCFG_EXTICR2_EXTI6_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PE",
+ "location": {
+ "column": "9",
+ "line": "11751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008244@macro@SYSCFG_EXTICR2_EXTI6_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PF",
+ "location": {
+ "column": "9",
+ "line": "11752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008341@macro@SYSCFG_EXTICR2_EXTI6_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PG",
+ "location": {
+ "column": "9",
+ "line": "11753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008438@macro@SYSCFG_EXTICR2_EXTI6_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PH",
+ "location": {
+ "column": "9",
+ "line": "11754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008535@macro@SYSCFG_EXTICR2_EXTI6_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI6_PI",
+ "location": {
+ "column": "9",
+ "line": "11755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI6_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008681@macro@SYSCFG_EXTICR2_EXTI7_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PA",
+ "location": {
+ "column": "9",
+ "line": "11760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008778@macro@SYSCFG_EXTICR2_EXTI7_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PB",
+ "location": {
+ "column": "9",
+ "line": "11761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008875@macro@SYSCFG_EXTICR2_EXTI7_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PC",
+ "location": {
+ "column": "9",
+ "line": "11762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1008972@macro@SYSCFG_EXTICR2_EXTI7_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PD",
+ "location": {
+ "column": "9",
+ "line": "11763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009069@macro@SYSCFG_EXTICR2_EXTI7_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PE",
+ "location": {
+ "column": "9",
+ "line": "11764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009166@macro@SYSCFG_EXTICR2_EXTI7_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PF",
+ "location": {
+ "column": "9",
+ "line": "11765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009263@macro@SYSCFG_EXTICR2_EXTI7_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PG",
+ "location": {
+ "column": "9",
+ "line": "11766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009360@macro@SYSCFG_EXTICR2_EXTI7_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PH",
+ "location": {
+ "column": "9",
+ "line": "11767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009457@macro@SYSCFG_EXTICR2_EXTI7_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR2_EXTI7_PI",
+ "location": {
+ "column": "9",
+ "line": "11768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR2_EXTI7_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009638@macro@SYSCFG_EXTICR3_EXTI8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_Pos",
+ "location": {
+ "column": "9",
+ "line": "11771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009719@macro@SYSCFG_EXTICR3_EXTI8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_Msk",
+ "location": {
+ "column": "9",
+ "line": "11772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009820@macro@SYSCFG_EXTICR3_EXTI8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8",
+ "location": {
+ "column": "9",
+ "line": "11773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1009928@macro@SYSCFG_EXTICR3_EXTI9_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_Pos",
+ "location": {
+ "column": "9",
+ "line": "11774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010009@macro@SYSCFG_EXTICR3_EXTI9_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_Msk",
+ "location": {
+ "column": "9",
+ "line": "11775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010110@macro@SYSCFG_EXTICR3_EXTI9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9",
+ "location": {
+ "column": "9",
+ "line": "11776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010218@macro@SYSCFG_EXTICR3_EXTI10_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_Pos",
+ "location": {
+ "column": "9",
+ "line": "11777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010299@macro@SYSCFG_EXTICR3_EXTI10_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_Msk",
+ "location": {
+ "column": "9",
+ "line": "11778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010401@macro@SYSCFG_EXTICR3_EXTI10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10",
+ "location": {
+ "column": "9",
+ "line": "11779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010510@macro@SYSCFG_EXTICR3_EXTI11_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_Pos",
+ "location": {
+ "column": "9",
+ "line": "11780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010591@macro@SYSCFG_EXTICR3_EXTI11_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_Msk",
+ "location": {
+ "column": "9",
+ "line": "11781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010693@macro@SYSCFG_EXTICR3_EXTI11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11",
+ "location": {
+ "column": "9",
+ "line": "11782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010851@macro@SYSCFG_EXTICR3_EXTI8_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PA",
+ "location": {
+ "column": "9",
+ "line": "11787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1010948@macro@SYSCFG_EXTICR3_EXTI8_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PB",
+ "location": {
+ "column": "9",
+ "line": "11788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011045@macro@SYSCFG_EXTICR3_EXTI8_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PC",
+ "location": {
+ "column": "9",
+ "line": "11789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011142@macro@SYSCFG_EXTICR3_EXTI8_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PD",
+ "location": {
+ "column": "9",
+ "line": "11790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011239@macro@SYSCFG_EXTICR3_EXTI8_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PE",
+ "location": {
+ "column": "9",
+ "line": "11791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011336@macro@SYSCFG_EXTICR3_EXTI8_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PF",
+ "location": {
+ "column": "9",
+ "line": "11792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011433@macro@SYSCFG_EXTICR3_EXTI8_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PG",
+ "location": {
+ "column": "9",
+ "line": "11793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011530@macro@SYSCFG_EXTICR3_EXTI8_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PH",
+ "location": {
+ "column": "9",
+ "line": "11794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011627@macro@SYSCFG_EXTICR3_EXTI8_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI8_PI",
+ "location": {
+ "column": "9",
+ "line": "11795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI8_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011773@macro@SYSCFG_EXTICR3_EXTI9_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PA",
+ "location": {
+ "column": "9",
+ "line": "11800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011870@macro@SYSCFG_EXTICR3_EXTI9_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PB",
+ "location": {
+ "column": "9",
+ "line": "11801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1011967@macro@SYSCFG_EXTICR3_EXTI9_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PC",
+ "location": {
+ "column": "9",
+ "line": "11802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012064@macro@SYSCFG_EXTICR3_EXTI9_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PD",
+ "location": {
+ "column": "9",
+ "line": "11803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012161@macro@SYSCFG_EXTICR3_EXTI9_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PE",
+ "location": {
+ "column": "9",
+ "line": "11804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012258@macro@SYSCFG_EXTICR3_EXTI9_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PF",
+ "location": {
+ "column": "9",
+ "line": "11805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012355@macro@SYSCFG_EXTICR3_EXTI9_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PG",
+ "location": {
+ "column": "9",
+ "line": "11806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012452@macro@SYSCFG_EXTICR3_EXTI9_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PH",
+ "location": {
+ "column": "9",
+ "line": "11807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012549@macro@SYSCFG_EXTICR3_EXTI9_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI9_PI",
+ "location": {
+ "column": "9",
+ "line": "11808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI9_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012696@macro@SYSCFG_EXTICR3_EXTI10_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PA",
+ "location": {
+ "column": "9",
+ "line": "11813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012794@macro@SYSCFG_EXTICR3_EXTI10_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PB",
+ "location": {
+ "column": "9",
+ "line": "11814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012892@macro@SYSCFG_EXTICR3_EXTI10_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PC",
+ "location": {
+ "column": "9",
+ "line": "11815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1012990@macro@SYSCFG_EXTICR3_EXTI10_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PD",
+ "location": {
+ "column": "9",
+ "line": "11816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013088@macro@SYSCFG_EXTICR3_EXTI10_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PE",
+ "location": {
+ "column": "9",
+ "line": "11817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013186@macro@SYSCFG_EXTICR3_EXTI10_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PF",
+ "location": {
+ "column": "9",
+ "line": "11818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013284@macro@SYSCFG_EXTICR3_EXTI10_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PG",
+ "location": {
+ "column": "9",
+ "line": "11819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013382@macro@SYSCFG_EXTICR3_EXTI10_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PH",
+ "location": {
+ "column": "9",
+ "line": "11820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013480@macro@SYSCFG_EXTICR3_EXTI10_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI10_PI",
+ "location": {
+ "column": "9",
+ "line": "11821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI10_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013628@macro@SYSCFG_EXTICR3_EXTI11_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PA",
+ "location": {
+ "column": "9",
+ "line": "11826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013726@macro@SYSCFG_EXTICR3_EXTI11_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PB",
+ "location": {
+ "column": "9",
+ "line": "11827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013824@macro@SYSCFG_EXTICR3_EXTI11_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PC",
+ "location": {
+ "column": "9",
+ "line": "11828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1013922@macro@SYSCFG_EXTICR3_EXTI11_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PD",
+ "location": {
+ "column": "9",
+ "line": "11829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014020@macro@SYSCFG_EXTICR3_EXTI11_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PE",
+ "location": {
+ "column": "9",
+ "line": "11830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014118@macro@SYSCFG_EXTICR3_EXTI11_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PF",
+ "location": {
+ "column": "9",
+ "line": "11831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014216@macro@SYSCFG_EXTICR3_EXTI11_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PG",
+ "location": {
+ "column": "9",
+ "line": "11832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014314@macro@SYSCFG_EXTICR3_EXTI11_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PH",
+ "location": {
+ "column": "9",
+ "line": "11833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014412@macro@SYSCFG_EXTICR3_EXTI11_PI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR3_EXTI11_PI",
+ "location": {
+ "column": "9",
+ "line": "11834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR3_EXTI11_PI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014594@macro@SYSCFG_EXTICR4_EXTI12_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_Pos",
+ "location": {
+ "column": "9",
+ "line": "11837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014675@macro@SYSCFG_EXTICR4_EXTI12_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_Msk",
+ "location": {
+ "column": "9",
+ "line": "11838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014777@macro@SYSCFG_EXTICR4_EXTI12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12",
+ "location": {
+ "column": "9",
+ "line": "11839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014886@macro@SYSCFG_EXTICR4_EXTI13_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_Pos",
+ "location": {
+ "column": "9",
+ "line": "11840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1014967@macro@SYSCFG_EXTICR4_EXTI13_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_Msk",
+ "location": {
+ "column": "9",
+ "line": "11841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015069@macro@SYSCFG_EXTICR4_EXTI13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13",
+ "location": {
+ "column": "9",
+ "line": "11842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015178@macro@SYSCFG_EXTICR4_EXTI14_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_Pos",
+ "location": {
+ "column": "9",
+ "line": "11843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015259@macro@SYSCFG_EXTICR4_EXTI14_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_Msk",
+ "location": {
+ "column": "9",
+ "line": "11844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015361@macro@SYSCFG_EXTICR4_EXTI14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14",
+ "location": {
+ "column": "9",
+ "line": "11845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015470@macro@SYSCFG_EXTICR4_EXTI15_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_Pos",
+ "location": {
+ "column": "9",
+ "line": "11846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015551@macro@SYSCFG_EXTICR4_EXTI15_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_Msk",
+ "location": {
+ "column": "9",
+ "line": "11847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015653@macro@SYSCFG_EXTICR4_EXTI15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15",
+ "location": {
+ "column": "9",
+ "line": "11848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015812@macro@SYSCFG_EXTICR4_EXTI12_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PA",
+ "location": {
+ "column": "9",
+ "line": "11853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1015910@macro@SYSCFG_EXTICR4_EXTI12_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PB",
+ "location": {
+ "column": "9",
+ "line": "11854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016008@macro@SYSCFG_EXTICR4_EXTI12_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PC",
+ "location": {
+ "column": "9",
+ "line": "11855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016106@macro@SYSCFG_EXTICR4_EXTI12_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PD",
+ "location": {
+ "column": "9",
+ "line": "11856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016204@macro@SYSCFG_EXTICR4_EXTI12_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PE",
+ "location": {
+ "column": "9",
+ "line": "11857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016302@macro@SYSCFG_EXTICR4_EXTI12_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PF",
+ "location": {
+ "column": "9",
+ "line": "11858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016400@macro@SYSCFG_EXTICR4_EXTI12_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PG",
+ "location": {
+ "column": "9",
+ "line": "11859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016498@macro@SYSCFG_EXTICR4_EXTI12_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI12_PH",
+ "location": {
+ "column": "9",
+ "line": "11860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI12_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016646@macro@SYSCFG_EXTICR4_EXTI13_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PA",
+ "location": {
+ "column": "9",
+ "line": "11865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016744@macro@SYSCFG_EXTICR4_EXTI13_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PB",
+ "location": {
+ "column": "9",
+ "line": "11866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016842@macro@SYSCFG_EXTICR4_EXTI13_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PC",
+ "location": {
+ "column": "9",
+ "line": "11867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1016940@macro@SYSCFG_EXTICR4_EXTI13_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PD",
+ "location": {
+ "column": "9",
+ "line": "11868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017038@macro@SYSCFG_EXTICR4_EXTI13_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PE",
+ "location": {
+ "column": "9",
+ "line": "11869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017136@macro@SYSCFG_EXTICR4_EXTI13_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PF",
+ "location": {
+ "column": "9",
+ "line": "11870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017234@macro@SYSCFG_EXTICR4_EXTI13_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PG",
+ "location": {
+ "column": "9",
+ "line": "11871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017332@macro@SYSCFG_EXTICR4_EXTI13_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI13_PH",
+ "location": {
+ "column": "9",
+ "line": "11872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI13_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017480@macro@SYSCFG_EXTICR4_EXTI14_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PA",
+ "location": {
+ "column": "9",
+ "line": "11877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017578@macro@SYSCFG_EXTICR4_EXTI14_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PB",
+ "location": {
+ "column": "9",
+ "line": "11878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017676@macro@SYSCFG_EXTICR4_EXTI14_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PC",
+ "location": {
+ "column": "9",
+ "line": "11879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017774@macro@SYSCFG_EXTICR4_EXTI14_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PD",
+ "location": {
+ "column": "9",
+ "line": "11880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017872@macro@SYSCFG_EXTICR4_EXTI14_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PE",
+ "location": {
+ "column": "9",
+ "line": "11881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1017970@macro@SYSCFG_EXTICR4_EXTI14_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PF",
+ "location": {
+ "column": "9",
+ "line": "11882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018068@macro@SYSCFG_EXTICR4_EXTI14_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PG",
+ "location": {
+ "column": "9",
+ "line": "11883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018166@macro@SYSCFG_EXTICR4_EXTI14_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI14_PH",
+ "location": {
+ "column": "9",
+ "line": "11884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI14_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018314@macro@SYSCFG_EXTICR4_EXTI15_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PA",
+ "location": {
+ "column": "9",
+ "line": "11889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018412@macro@SYSCFG_EXTICR4_EXTI15_PB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PB",
+ "location": {
+ "column": "9",
+ "line": "11890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018510@macro@SYSCFG_EXTICR4_EXTI15_PC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PC",
+ "location": {
+ "column": "9",
+ "line": "11891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018608@macro@SYSCFG_EXTICR4_EXTI15_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PD",
+ "location": {
+ "column": "9",
+ "line": "11892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018706@macro@SYSCFG_EXTICR4_EXTI15_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PE",
+ "location": {
+ "column": "9",
+ "line": "11893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018804@macro@SYSCFG_EXTICR4_EXTI15_PF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PF",
+ "location": {
+ "column": "9",
+ "line": "11894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1018902@macro@SYSCFG_EXTICR4_EXTI15_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PG",
+ "location": {
+ "column": "9",
+ "line": "11895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019000@macro@SYSCFG_EXTICR4_EXTI15_PH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_EXTICR4_EXTI15_PH",
+ "location": {
+ "column": "9",
+ "line": "11896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_EXTICR4_EXTI15_PH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019182@macro@SYSCFG_CMPCR_CMP_PD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_CMP_PD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_CMP_PD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019263@macro@SYSCFG_CMPCR_CMP_PD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_CMP_PD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_CMP_PD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019363@macro@SYSCFG_CMPCR_CMP_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_CMP_PD",
+ "location": {
+ "column": "9",
+ "line": "11901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_CMP_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019479@macro@SYSCFG_CMPCR_READY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_READY_Pos",
+ "location": {
+ "column": "9",
+ "line": "11902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_READY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019560@macro@SYSCFG_CMPCR_READY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_READY_Msk",
+ "location": {
+ "column": "9",
+ "line": "11903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_READY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1019660@macro@SYSCFG_CMPCR_READY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_CMPCR_READY",
+ "location": {
+ "column": "9",
+ "line": "11904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "SYSCFG_CMPCR_READY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020270@macro@TIM_CR1_CEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "11912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020351@macro@TIM_CR1_CEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "11913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020451@macro@TIM_CR1_CEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CEN",
+ "location": {
+ "column": "9",
+ "line": "11914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020560@macro@TIM_CR1_UDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_UDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_UDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020641@macro@TIM_CR1_UDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_UDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_UDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020741@macro@TIM_CR1_UDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_UDIS",
+ "location": {
+ "column": "9",
+ "line": "11917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_UDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020850@macro@TIM_CR1_URS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_URS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_URS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1020931@macro@TIM_CR1_URS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_URS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_URS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021031@macro@TIM_CR1_URS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_URS",
+ "location": {
+ "column": "9",
+ "line": "11920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_URS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021140@macro@TIM_CR1_OPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_OPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "11921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_OPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021221@macro@TIM_CR1_OPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_OPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "11922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_OPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021321@macro@TIM_CR1_OPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_OPM",
+ "location": {
+ "column": "9",
+ "line": "11923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_OPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021430@macro@TIM_CR1_DIR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_DIR_Pos",
+ "location": {
+ "column": "9",
+ "line": "11924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_DIR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021511@macro@TIM_CR1_DIR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_DIR_Msk",
+ "location": {
+ "column": "9",
+ "line": "11925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_DIR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021611@macro@TIM_CR1_DIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_DIR",
+ "location": {
+ "column": "9",
+ "line": "11926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_DIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021722@macro@TIM_CR1_CMS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CMS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CMS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021803@macro@TIM_CR1_CMS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CMS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CMS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1021903@macro@TIM_CR1_CMS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CMS",
+ "location": {
+ "column": "9",
+ "line": "11930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CMS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022036@macro@TIM_CR1_CMS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CMS_0",
+ "location": {
+ "column": "9",
+ "line": "11931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CMS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022132@macro@TIM_CR1_CMS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CMS_1",
+ "location": {
+ "column": "9",
+ "line": "11932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CMS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022230@macro@TIM_CR1_ARPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_ARPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "11934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_ARPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022311@macro@TIM_CR1_ARPE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_ARPE_Msk",
+ "location": {
+ "column": "9",
+ "line": "11935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_ARPE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022411@macro@TIM_CR1_ARPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_ARPE",
+ "location": {
+ "column": "9",
+ "line": "11936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_ARPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022531@macro@TIM_CR1_CKD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CKD_Pos",
+ "location": {
+ "column": "9",
+ "line": "11938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CKD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022612@macro@TIM_CR1_CKD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CKD_Msk",
+ "location": {
+ "column": "9",
+ "line": "11939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CKD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022712@macro@TIM_CR1_CKD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CKD",
+ "location": {
+ "column": "9",
+ "line": "11940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CKD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022830@macro@TIM_CR1_CKD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CKD_0",
+ "location": {
+ "column": "9",
+ "line": "11941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CKD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1022926@macro@TIM_CR1_CKD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR1_CKD_1",
+ "location": {
+ "column": "9",
+ "line": "11942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR1_CKD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023106@macro@TIM_CR2_CCPC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCPC_Pos",
+ "location": {
+ "column": "9",
+ "line": "11945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCPC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023187@macro@TIM_CR2_CCPC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCPC_Msk",
+ "location": {
+ "column": "9",
+ "line": "11946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCPC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023287@macro@TIM_CR2_CCPC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCPC",
+ "location": {
+ "column": "9",
+ "line": "11947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCPC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023415@macro@TIM_CR2_CCUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023496@macro@TIM_CR2_CCUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023596@macro@TIM_CR2_CCUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCUS",
+ "location": {
+ "column": "9",
+ "line": "11950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023724@macro@TIM_CR2_CCDS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCDS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCDS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023805@macro@TIM_CR2_CCDS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCDS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCDS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1023905@macro@TIM_CR2_CCDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_CCDS",
+ "location": {
+ "column": "9",
+ "line": "11953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_CCDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024035@macro@TIM_CR2_MMS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024116@macro@TIM_CR2_MMS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024216@macro@TIM_CR2_MMS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS",
+ "location": {
+ "column": "9",
+ "line": "11957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024341@macro@TIM_CR2_MMS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS_0",
+ "location": {
+ "column": "9",
+ "line": "11958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024437@macro@TIM_CR2_MMS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS_1",
+ "location": {
+ "column": "9",
+ "line": "11959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024533@macro@TIM_CR2_MMS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_MMS_2",
+ "location": {
+ "column": "9",
+ "line": "11960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_MMS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024631@macro@TIM_CR2_TI1S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_TI1S_Pos",
+ "location": {
+ "column": "9",
+ "line": "11962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_TI1S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024712@macro@TIM_CR2_TI1S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_TI1S_Msk",
+ "location": {
+ "column": "9",
+ "line": "11963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_TI1S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024812@macro@TIM_CR2_TI1S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_TI1S",
+ "location": {
+ "column": "9",
+ "line": "11964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_TI1S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024913@macro@TIM_CR2_OIS1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1_Pos",
+ "location": {
+ "column": "9",
+ "line": "11965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1024994@macro@TIM_CR2_OIS1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1_Msk",
+ "location": {
+ "column": "9",
+ "line": "11966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025094@macro@TIM_CR2_OIS1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1",
+ "location": {
+ "column": "9",
+ "line": "11967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025215@macro@TIM_CR2_OIS1N_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1N_Pos",
+ "location": {
+ "column": "9",
+ "line": "11968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1N_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025296@macro@TIM_CR2_OIS1N_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1N_Msk",
+ "location": {
+ "column": "9",
+ "line": "11969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1N_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025396@macro@TIM_CR2_OIS1N",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS1N",
+ "location": {
+ "column": "9",
+ "line": "11970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS1N",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025517@macro@TIM_CR2_OIS2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2_Pos",
+ "location": {
+ "column": "9",
+ "line": "11971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025598@macro@TIM_CR2_OIS2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2_Msk",
+ "location": {
+ "column": "9",
+ "line": "11972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025698@macro@TIM_CR2_OIS2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2",
+ "location": {
+ "column": "9",
+ "line": "11973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025819@macro@TIM_CR2_OIS2N_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2N_Pos",
+ "location": {
+ "column": "9",
+ "line": "11974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2N_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1025900@macro@TIM_CR2_OIS2N_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2N_Msk",
+ "location": {
+ "column": "9",
+ "line": "11975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2N_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026000@macro@TIM_CR2_OIS2N",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS2N",
+ "location": {
+ "column": "9",
+ "line": "11976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS2N",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026121@macro@TIM_CR2_OIS3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3_Pos",
+ "location": {
+ "column": "9",
+ "line": "11977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026202@macro@TIM_CR2_OIS3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3_Msk",
+ "location": {
+ "column": "9",
+ "line": "11978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026302@macro@TIM_CR2_OIS3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3",
+ "location": {
+ "column": "9",
+ "line": "11979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026423@macro@TIM_CR2_OIS3N_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3N_Pos",
+ "location": {
+ "column": "9",
+ "line": "11980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3N_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026504@macro@TIM_CR2_OIS3N_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3N_Msk",
+ "location": {
+ "column": "9",
+ "line": "11981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3N_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026604@macro@TIM_CR2_OIS3N",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS3N",
+ "location": {
+ "column": "9",
+ "line": "11982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS3N",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026725@macro@TIM_CR2_OIS4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS4_Pos",
+ "location": {
+ "column": "9",
+ "line": "11983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026806@macro@TIM_CR2_OIS4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS4_Msk",
+ "location": {
+ "column": "9",
+ "line": "11984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1026906@macro@TIM_CR2_OIS4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CR2_OIS4",
+ "location": {
+ "column": "9",
+ "line": "11985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CR2_OIS4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027111@macro@TIM_SMCR_SMS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027192@macro@TIM_SMCR_SMS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027292@macro@TIM_SMCR_SMS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS",
+ "location": {
+ "column": "9",
+ "line": "11990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027419@macro@TIM_SMCR_SMS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS_0",
+ "location": {
+ "column": "9",
+ "line": "11991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027515@macro@TIM_SMCR_SMS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS_1",
+ "location": {
+ "column": "9",
+ "line": "11992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027611@macro@TIM_SMCR_SMS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_SMS_2",
+ "location": {
+ "column": "9",
+ "line": "11993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_SMS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027709@macro@TIM_SMCR_TS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS_Pos",
+ "location": {
+ "column": "9",
+ "line": "11995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027790@macro@TIM_SMCR_TS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS_Msk",
+ "location": {
+ "column": "9",
+ "line": "11996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1027890@macro@TIM_SMCR_TS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS",
+ "location": {
+ "column": "9",
+ "line": "11997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028017@macro@TIM_SMCR_TS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS_0",
+ "location": {
+ "column": "9",
+ "line": "11998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028113@macro@TIM_SMCR_TS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS_1",
+ "location": {
+ "column": "9",
+ "line": "11999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028209@macro@TIM_SMCR_TS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_TS_2",
+ "location": {
+ "column": "9",
+ "line": "12000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_TS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028307@macro@TIM_SMCR_MSM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_MSM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_MSM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028388@macro@TIM_SMCR_MSM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_MSM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_MSM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028488@macro@TIM_SMCR_MSM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_MSM",
+ "location": {
+ "column": "9",
+ "line": "12004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_MSM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028617@macro@TIM_SMCR_ETF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028698@macro@TIM_SMCR_ETF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028798@macro@TIM_SMCR_ETF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF",
+ "location": {
+ "column": "9",
+ "line": "12008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1028925@macro@TIM_SMCR_ETF_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_0",
+ "location": {
+ "column": "9",
+ "line": "12009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029021@macro@TIM_SMCR_ETF_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_1",
+ "location": {
+ "column": "9",
+ "line": "12010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029117@macro@TIM_SMCR_ETF_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_2",
+ "location": {
+ "column": "9",
+ "line": "12011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029213@macro@TIM_SMCR_ETF_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETF_3",
+ "location": {
+ "column": "9",
+ "line": "12012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETF_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029311@macro@TIM_SMCR_ETPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "12014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029392@macro@TIM_SMCR_ETPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "12015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029492@macro@TIM_SMCR_ETPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETPS",
+ "location": {
+ "column": "9",
+ "line": "12016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029623@macro@TIM_SMCR_ETPS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETPS_0",
+ "location": {
+ "column": "9",
+ "line": "12017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETPS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029719@macro@TIM_SMCR_ETPS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETPS_1",
+ "location": {
+ "column": "9",
+ "line": "12018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETPS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029817@macro@TIM_SMCR_ECE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ECE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ECE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029898@macro@TIM_SMCR_ECE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ECE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ECE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1029998@macro@TIM_SMCR_ECE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ECE",
+ "location": {
+ "column": "9",
+ "line": "12022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ECE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030111@macro@TIM_SMCR_ETP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030192@macro@TIM_SMCR_ETP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030292@macro@TIM_SMCR_ETP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SMCR_ETP",
+ "location": {
+ "column": "9",
+ "line": "12025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SMCR_ETP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030489@macro@TIM_DIER_UIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030570@macro@TIM_DIER_UIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030670@macro@TIM_DIER_UIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UIE",
+ "location": {
+ "column": "9",
+ "line": "12030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030781@macro@TIM_DIER_CC1IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030862@macro@TIM_DIER_CC1IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1030962@macro@TIM_DIER_CC1IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1IE",
+ "location": {
+ "column": "9",
+ "line": "12033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031086@macro@TIM_DIER_CC2IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031167@macro@TIM_DIER_CC2IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031267@macro@TIM_DIER_CC2IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2IE",
+ "location": {
+ "column": "9",
+ "line": "12036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031391@macro@TIM_DIER_CC3IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031472@macro@TIM_DIER_CC3IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031572@macro@TIM_DIER_CC3IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3IE",
+ "location": {
+ "column": "9",
+ "line": "12039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031696@macro@TIM_DIER_CC4IE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4IE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4IE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031777@macro@TIM_DIER_CC4IE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4IE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4IE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1031877@macro@TIM_DIER_CC4IE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4IE",
+ "location": {
+ "column": "9",
+ "line": "12042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4IE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032001@macro@TIM_DIER_COMIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032082@macro@TIM_DIER_COMIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032182@macro@TIM_DIER_COMIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMIE",
+ "location": {
+ "column": "9",
+ "line": "12045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032306@macro@TIM_DIER_TIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032387@macro@TIM_DIER_TIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032487@macro@TIM_DIER_TIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TIE",
+ "location": {
+ "column": "9",
+ "line": "12048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032611@macro@TIM_DIER_BIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_BIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_BIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032692@macro@TIM_DIER_BIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_BIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_BIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032792@macro@TIM_DIER_BIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_BIE",
+ "location": {
+ "column": "9",
+ "line": "12051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_BIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032916@macro@TIM_DIER_UDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1032997@macro@TIM_DIER_UDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033097@macro@TIM_DIER_UDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_UDE",
+ "location": {
+ "column": "9",
+ "line": "12054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_UDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033221@macro@TIM_DIER_CC1DE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1DE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1DE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033302@macro@TIM_DIER_CC1DE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1DE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1DE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033402@macro@TIM_DIER_CC1DE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC1DE",
+ "location": {
+ "column": "9",
+ "line": "12057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC1DE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033526@macro@TIM_DIER_CC2DE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2DE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2DE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033607@macro@TIM_DIER_CC2DE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2DE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2DE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033707@macro@TIM_DIER_CC2DE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC2DE",
+ "location": {
+ "column": "9",
+ "line": "12060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC2DE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033831@macro@TIM_DIER_CC3DE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3DE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3DE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1033912@macro@TIM_DIER_CC3DE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3DE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3DE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034012@macro@TIM_DIER_CC3DE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC3DE",
+ "location": {
+ "column": "9",
+ "line": "12063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC3DE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034136@macro@TIM_DIER_CC4DE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4DE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4DE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034217@macro@TIM_DIER_CC4DE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4DE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4DE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034317@macro@TIM_DIER_CC4DE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_CC4DE",
+ "location": {
+ "column": "9",
+ "line": "12066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_CC4DE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034441@macro@TIM_DIER_COMDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034522@macro@TIM_DIER_COMDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034622@macro@TIM_DIER_COMDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_COMDE",
+ "location": {
+ "column": "9",
+ "line": "12069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_COMDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034746@macro@TIM_DIER_TDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034827@macro@TIM_DIER_TDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1034927@macro@TIM_DIER_TDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DIER_TDE",
+ "location": {
+ "column": "9",
+ "line": "12072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DIER_TDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035135@macro@TIM_SR_UIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_UIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_UIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035216@macro@TIM_SR_UIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_UIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_UIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035316@macro@TIM_SR_UIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_UIF",
+ "location": {
+ "column": "9",
+ "line": "12077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_UIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035438@macro@TIM_SR_CC1IF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1IF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1IF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035519@macro@TIM_SR_CC1IF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1IF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1IF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035619@macro@TIM_SR_CC1IF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1IF",
+ "location": {
+ "column": "9",
+ "line": "12080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1IF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035741@macro@TIM_SR_CC2IF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2IF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2IF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035822@macro@TIM_SR_CC2IF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2IF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2IF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1035922@macro@TIM_SR_CC2IF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2IF",
+ "location": {
+ "column": "9",
+ "line": "12083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2IF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036044@macro@TIM_SR_CC3IF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3IF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3IF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036125@macro@TIM_SR_CC3IF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3IF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3IF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036225@macro@TIM_SR_CC3IF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3IF",
+ "location": {
+ "column": "9",
+ "line": "12086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3IF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036347@macro@TIM_SR_CC4IF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4IF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4IF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036428@macro@TIM_SR_CC4IF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4IF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4IF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036528@macro@TIM_SR_CC4IF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4IF",
+ "location": {
+ "column": "9",
+ "line": "12089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4IF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036650@macro@TIM_SR_COMIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_COMIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_COMIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036731@macro@TIM_SR_COMIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_COMIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_COMIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036831@macro@TIM_SR_COMIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_COMIF",
+ "location": {
+ "column": "9",
+ "line": "12092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_COMIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1036953@macro@TIM_SR_TIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_TIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_TIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037034@macro@TIM_SR_TIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_TIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_TIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037134@macro@TIM_SR_TIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_TIF",
+ "location": {
+ "column": "9",
+ "line": "12095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_TIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037256@macro@TIM_SR_BIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_BIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_BIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037337@macro@TIM_SR_BIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_BIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_BIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037437@macro@TIM_SR_BIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_BIF",
+ "location": {
+ "column": "9",
+ "line": "12098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_BIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037559@macro@TIM_SR_CC1OF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1OF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1OF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037640@macro@TIM_SR_CC1OF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1OF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1OF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037740@macro@TIM_SR_CC1OF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC1OF",
+ "location": {
+ "column": "9",
+ "line": "12101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC1OF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037862@macro@TIM_SR_CC2OF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2OF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2OF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1037943@macro@TIM_SR_CC2OF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2OF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2OF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038043@macro@TIM_SR_CC2OF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC2OF",
+ "location": {
+ "column": "9",
+ "line": "12104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC2OF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038165@macro@TIM_SR_CC3OF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3OF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3OF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038246@macro@TIM_SR_CC3OF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3OF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3OF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038346@macro@TIM_SR_CC3OF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC3OF",
+ "location": {
+ "column": "9",
+ "line": "12107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC3OF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038468@macro@TIM_SR_CC4OF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4OF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4OF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038549@macro@TIM_SR_CC4OF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4OF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4OF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038649@macro@TIM_SR_CC4OF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_SR_CC4OF",
+ "location": {
+ "column": "9",
+ "line": "12110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_SR_CC4OF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038855@macro@TIM_EGR_UG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_UG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_UG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1038936@macro@TIM_EGR_UG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_UG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_UG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039036@macro@TIM_EGR_UG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_UG",
+ "location": {
+ "column": "9",
+ "line": "12115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_UG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039165@macro@TIM_EGR_CC1G_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC1G_Pos",
+ "location": {
+ "column": "9",
+ "line": "12116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC1G_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039246@macro@TIM_EGR_CC1G_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC1G_Msk",
+ "location": {
+ "column": "9",
+ "line": "12117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC1G_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039346@macro@TIM_EGR_CC1G",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC1G",
+ "location": {
+ "column": "9",
+ "line": "12118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC1G",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039475@macro@TIM_EGR_CC2G_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC2G_Pos",
+ "location": {
+ "column": "9",
+ "line": "12119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC2G_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039556@macro@TIM_EGR_CC2G_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC2G_Msk",
+ "location": {
+ "column": "9",
+ "line": "12120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC2G_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039656@macro@TIM_EGR_CC2G",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC2G",
+ "location": {
+ "column": "9",
+ "line": "12121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC2G",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039785@macro@TIM_EGR_CC3G_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC3G_Pos",
+ "location": {
+ "column": "9",
+ "line": "12122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC3G_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039866@macro@TIM_EGR_CC3G_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC3G_Msk",
+ "location": {
+ "column": "9",
+ "line": "12123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC3G_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1039966@macro@TIM_EGR_CC3G",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC3G",
+ "location": {
+ "column": "9",
+ "line": "12124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC3G",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040095@macro@TIM_EGR_CC4G_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC4G_Pos",
+ "location": {
+ "column": "9",
+ "line": "12125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC4G_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040176@macro@TIM_EGR_CC4G_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC4G_Msk",
+ "location": {
+ "column": "9",
+ "line": "12126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC4G_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040276@macro@TIM_EGR_CC4G",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_CC4G",
+ "location": {
+ "column": "9",
+ "line": "12127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_CC4G",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040405@macro@TIM_EGR_COMG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_COMG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_COMG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040486@macro@TIM_EGR_COMG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_COMG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_COMG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040586@macro@TIM_EGR_COMG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_COMG",
+ "location": {
+ "column": "9",
+ "line": "12130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_COMG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040715@macro@TIM_EGR_TG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_TG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_TG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040796@macro@TIM_EGR_TG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_TG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_TG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1040896@macro@TIM_EGR_TG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_TG",
+ "location": {
+ "column": "9",
+ "line": "12133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_TG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041025@macro@TIM_EGR_BG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_BG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_BG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041106@macro@TIM_EGR_BG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_BG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_BG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041206@macro@TIM_EGR_BG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EGR_BG",
+ "location": {
+ "column": "9",
+ "line": "12136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_EGR_BG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041419@macro@TIM_CCMR1_CC1S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC1S_Pos",
+ "location": {
+ "column": "9",
+ "line": "12139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC1S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041500@macro@TIM_CCMR1_CC1S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC1S_Msk",
+ "location": {
+ "column": "9",
+ "line": "12140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC1S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041600@macro@TIM_CCMR1_CC1S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC1S",
+ "location": {
+ "column": "9",
+ "line": "12141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC1S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041732@macro@TIM_CCMR1_CC1S_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC1S_0",
+ "location": {
+ "column": "9",
+ "line": "12142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC1S_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041828@macro@TIM_CCMR1_CC1S_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC1S_1",
+ "location": {
+ "column": "9",
+ "line": "12143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC1S_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1041926@macro@TIM_CCMR1_OC1FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042007@macro@TIM_CCMR1_OC1FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042107@macro@TIM_CCMR1_OC1FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1FE",
+ "location": {
+ "column": "9",
+ "line": "12147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042239@macro@TIM_CCMR1_OC1PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042320@macro@TIM_CCMR1_OC1PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042420@macro@TIM_CCMR1_OC1PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1PE",
+ "location": {
+ "column": "9",
+ "line": "12150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042554@macro@TIM_CCMR1_OC1M_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M_Pos",
+ "location": {
+ "column": "9",
+ "line": "12152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042635@macro@TIM_CCMR1_OC1M_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M_Msk",
+ "location": {
+ "column": "9",
+ "line": "12153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042735@macro@TIM_CCMR1_OC1M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M",
+ "location": {
+ "column": "9",
+ "line": "12154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042867@macro@TIM_CCMR1_OC1M_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M_0",
+ "location": {
+ "column": "9",
+ "line": "12155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1042963@macro@TIM_CCMR1_OC1M_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M_1",
+ "location": {
+ "column": "9",
+ "line": "12156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043059@macro@TIM_CCMR1_OC1M_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1M_2",
+ "location": {
+ "column": "9",
+ "line": "12157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1M_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043157@macro@TIM_CCMR1_OC1CE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1CE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1CE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043238@macro@TIM_CCMR1_OC1CE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1CE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1CE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043338@macro@TIM_CCMR1_OC1CE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC1CE",
+ "location": {
+ "column": "9",
+ "line": "12161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC1CE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043472@macro@TIM_CCMR1_CC2S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC2S_Pos",
+ "location": {
+ "column": "9",
+ "line": "12163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC2S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043553@macro@TIM_CCMR1_CC2S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC2S_Msk",
+ "location": {
+ "column": "9",
+ "line": "12164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC2S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043653@macro@TIM_CCMR1_CC2S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC2S",
+ "location": {
+ "column": "9",
+ "line": "12165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043785@macro@TIM_CCMR1_CC2S_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC2S_0",
+ "location": {
+ "column": "9",
+ "line": "12166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC2S_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043881@macro@TIM_CCMR1_CC2S_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_CC2S_1",
+ "location": {
+ "column": "9",
+ "line": "12167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_CC2S_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1043979@macro@TIM_CCMR1_OC2FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044060@macro@TIM_CCMR1_OC2FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044160@macro@TIM_CCMR1_OC2FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2FE",
+ "location": {
+ "column": "9",
+ "line": "12171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044292@macro@TIM_CCMR1_OC2PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044373@macro@TIM_CCMR1_OC2PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044473@macro@TIM_CCMR1_OC2PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2PE",
+ "location": {
+ "column": "9",
+ "line": "12174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044607@macro@TIM_CCMR1_OC2M_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M_Pos",
+ "location": {
+ "column": "9",
+ "line": "12176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044688@macro@TIM_CCMR1_OC2M_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M_Msk",
+ "location": {
+ "column": "9",
+ "line": "12177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044788@macro@TIM_CCMR1_OC2M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M",
+ "location": {
+ "column": "9",
+ "line": "12178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1044920@macro@TIM_CCMR1_OC2M_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M_0",
+ "location": {
+ "column": "9",
+ "line": "12179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045016@macro@TIM_CCMR1_OC2M_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M_1",
+ "location": {
+ "column": "9",
+ "line": "12180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045112@macro@TIM_CCMR1_OC2M_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2M_2",
+ "location": {
+ "column": "9",
+ "line": "12181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2M_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045210@macro@TIM_CCMR1_OC2CE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2CE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2CE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045291@macro@TIM_CCMR1_OC2CE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2CE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2CE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045391@macro@TIM_CCMR1_OC2CE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_OC2CE",
+ "location": {
+ "column": "9",
+ "line": "12185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_OC2CE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045594@macro@TIM_CCMR1_IC1PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045675@macro@TIM_CCMR1_IC1PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045775@macro@TIM_CCMR1_IC1PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1PSC",
+ "location": {
+ "column": "9",
+ "line": "12191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1045907@macro@TIM_CCMR1_IC1PSC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1PSC_0",
+ "location": {
+ "column": "9",
+ "line": "12192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1PSC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046003@macro@TIM_CCMR1_IC1PSC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1PSC_1",
+ "location": {
+ "column": "9",
+ "line": "12193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1PSC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046101@macro@TIM_CCMR1_IC1F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_Pos",
+ "location": {
+ "column": "9",
+ "line": "12195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046182@macro@TIM_CCMR1_IC1F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_Msk",
+ "location": {
+ "column": "9",
+ "line": "12196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046282@macro@TIM_CCMR1_IC1F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F",
+ "location": {
+ "column": "9",
+ "line": "12197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046414@macro@TIM_CCMR1_IC1F_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_0",
+ "location": {
+ "column": "9",
+ "line": "12198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046510@macro@TIM_CCMR1_IC1F_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_1",
+ "location": {
+ "column": "9",
+ "line": "12199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046606@macro@TIM_CCMR1_IC1F_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_2",
+ "location": {
+ "column": "9",
+ "line": "12200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046702@macro@TIM_CCMR1_IC1F_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC1F_3",
+ "location": {
+ "column": "9",
+ "line": "12201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC1F_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046800@macro@TIM_CCMR1_IC2PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046881@macro@TIM_CCMR1_IC2PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1046981@macro@TIM_CCMR1_IC2PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2PSC",
+ "location": {
+ "column": "9",
+ "line": "12205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047114@macro@TIM_CCMR1_IC2PSC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2PSC_0",
+ "location": {
+ "column": "9",
+ "line": "12206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2PSC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047210@macro@TIM_CCMR1_IC2PSC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2PSC_1",
+ "location": {
+ "column": "9",
+ "line": "12207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2PSC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047308@macro@TIM_CCMR1_IC2F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_Pos",
+ "location": {
+ "column": "9",
+ "line": "12209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047389@macro@TIM_CCMR1_IC2F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_Msk",
+ "location": {
+ "column": "9",
+ "line": "12210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047489@macro@TIM_CCMR1_IC2F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F",
+ "location": {
+ "column": "9",
+ "line": "12211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047622@macro@TIM_CCMR1_IC2F_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_0",
+ "location": {
+ "column": "9",
+ "line": "12212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047718@macro@TIM_CCMR1_IC2F_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_1",
+ "location": {
+ "column": "9",
+ "line": "12213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047814@macro@TIM_CCMR1_IC2F_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_2",
+ "location": {
+ "column": "9",
+ "line": "12214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1047910@macro@TIM_CCMR1_IC2F_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR1_IC2F_3",
+ "location": {
+ "column": "9",
+ "line": "12215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR1_IC2F_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048090@macro@TIM_CCMR2_CC3S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC3S_Pos",
+ "location": {
+ "column": "9",
+ "line": "12218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC3S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048171@macro@TIM_CCMR2_CC3S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC3S_Msk",
+ "location": {
+ "column": "9",
+ "line": "12219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC3S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048271@macro@TIM_CCMR2_CC3S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC3S",
+ "location": {
+ "column": "9",
+ "line": "12220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC3S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048404@macro@TIM_CCMR2_CC3S_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC3S_0",
+ "location": {
+ "column": "9",
+ "line": "12221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC3S_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048500@macro@TIM_CCMR2_CC3S_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC3S_1",
+ "location": {
+ "column": "9",
+ "line": "12222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC3S_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048598@macro@TIM_CCMR2_OC3FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048679@macro@TIM_CCMR2_OC3FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048779@macro@TIM_CCMR2_OC3FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3FE",
+ "location": {
+ "column": "9",
+ "line": "12226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048905@macro@TIM_CCMR2_OC3PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1048986@macro@TIM_CCMR2_OC3PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049086@macro@TIM_CCMR2_OC3PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3PE",
+ "location": {
+ "column": "9",
+ "line": "12229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049214@macro@TIM_CCMR2_OC3M_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M_Pos",
+ "location": {
+ "column": "9",
+ "line": "12231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049295@macro@TIM_CCMR2_OC3M_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M_Msk",
+ "location": {
+ "column": "9",
+ "line": "12232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049395@macro@TIM_CCMR2_OC3M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M",
+ "location": {
+ "column": "9",
+ "line": "12233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049521@macro@TIM_CCMR2_OC3M_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M_0",
+ "location": {
+ "column": "9",
+ "line": "12234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049617@macro@TIM_CCMR2_OC3M_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M_1",
+ "location": {
+ "column": "9",
+ "line": "12235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049713@macro@TIM_CCMR2_OC3M_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3M_2",
+ "location": {
+ "column": "9",
+ "line": "12236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3M_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049811@macro@TIM_CCMR2_OC3CE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3CE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3CE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049892@macro@TIM_CCMR2_OC3CE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3CE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3CE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1049992@macro@TIM_CCMR2_OC3CE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC3CE",
+ "location": {
+ "column": "9",
+ "line": "12240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC3CE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050111@macro@TIM_CCMR2_CC4S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC4S_Pos",
+ "location": {
+ "column": "9",
+ "line": "12242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC4S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050192@macro@TIM_CCMR2_CC4S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC4S_Msk",
+ "location": {
+ "column": "9",
+ "line": "12243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC4S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050292@macro@TIM_CCMR2_CC4S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC4S",
+ "location": {
+ "column": "9",
+ "line": "12244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC4S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050424@macro@TIM_CCMR2_CC4S_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC4S_0",
+ "location": {
+ "column": "9",
+ "line": "12245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC4S_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050520@macro@TIM_CCMR2_CC4S_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_CC4S_1",
+ "location": {
+ "column": "9",
+ "line": "12246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_CC4S_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050618@macro@TIM_CCMR2_OC4FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050699@macro@TIM_CCMR2_OC4FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050799@macro@TIM_CCMR2_OC4FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4FE",
+ "location": {
+ "column": "9",
+ "line": "12250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050918@macro@TIM_CCMR2_OC4PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1050999@macro@TIM_CCMR2_OC4PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051099@macro@TIM_CCMR2_OC4PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4PE",
+ "location": {
+ "column": "9",
+ "line": "12253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051220@macro@TIM_CCMR2_OC4M_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M_Pos",
+ "location": {
+ "column": "9",
+ "line": "12255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051301@macro@TIM_CCMR2_OC4M_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M_Msk",
+ "location": {
+ "column": "9",
+ "line": "12256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051401@macro@TIM_CCMR2_OC4M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M",
+ "location": {
+ "column": "9",
+ "line": "12257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051527@macro@TIM_CCMR2_OC4M_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M_0",
+ "location": {
+ "column": "9",
+ "line": "12258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051623@macro@TIM_CCMR2_OC4M_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M_1",
+ "location": {
+ "column": "9",
+ "line": "12259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051719@macro@TIM_CCMR2_OC4M_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4M_2",
+ "location": {
+ "column": "9",
+ "line": "12260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4M_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051817@macro@TIM_CCMR2_OC4CE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4CE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4CE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051898@macro@TIM_CCMR2_OC4CE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4CE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4CE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1051998@macro@TIM_CCMR2_OC4CE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_OC4CE",
+ "location": {
+ "column": "9",
+ "line": "12264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_OC4CE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052201@macro@TIM_CCMR2_IC3PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052282@macro@TIM_CCMR2_IC3PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052382@macro@TIM_CCMR2_IC3PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3PSC",
+ "location": {
+ "column": "9",
+ "line": "12270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052514@macro@TIM_CCMR2_IC3PSC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3PSC_0",
+ "location": {
+ "column": "9",
+ "line": "12271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3PSC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052610@macro@TIM_CCMR2_IC3PSC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3PSC_1",
+ "location": {
+ "column": "9",
+ "line": "12272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3PSC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052708@macro@TIM_CCMR2_IC3F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_Pos",
+ "location": {
+ "column": "9",
+ "line": "12274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052789@macro@TIM_CCMR2_IC3F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_Msk",
+ "location": {
+ "column": "9",
+ "line": "12275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1052889@macro@TIM_CCMR2_IC3F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F",
+ "location": {
+ "column": "9",
+ "line": "12276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053016@macro@TIM_CCMR2_IC3F_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_0",
+ "location": {
+ "column": "9",
+ "line": "12277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053112@macro@TIM_CCMR2_IC3F_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_1",
+ "location": {
+ "column": "9",
+ "line": "12278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053208@macro@TIM_CCMR2_IC3F_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_2",
+ "location": {
+ "column": "9",
+ "line": "12279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053304@macro@TIM_CCMR2_IC3F_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC3F_3",
+ "location": {
+ "column": "9",
+ "line": "12280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC3F_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053402@macro@TIM_CCMR2_IC4PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053483@macro@TIM_CCMR2_IC4PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053583@macro@TIM_CCMR2_IC4PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4PSC",
+ "location": {
+ "column": "9",
+ "line": "12284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053715@macro@TIM_CCMR2_IC4PSC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4PSC_0",
+ "location": {
+ "column": "9",
+ "line": "12285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4PSC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053811@macro@TIM_CCMR2_IC4PSC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4PSC_1",
+ "location": {
+ "column": "9",
+ "line": "12286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4PSC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053909@macro@TIM_CCMR2_IC4F_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_Pos",
+ "location": {
+ "column": "9",
+ "line": "12288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1053990@macro@TIM_CCMR2_IC4F_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_Msk",
+ "location": {
+ "column": "9",
+ "line": "12289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054090@macro@TIM_CCMR2_IC4F",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F",
+ "location": {
+ "column": "9",
+ "line": "12290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054217@macro@TIM_CCMR2_IC4F_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_0",
+ "location": {
+ "column": "9",
+ "line": "12291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054313@macro@TIM_CCMR2_IC4F_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_1",
+ "location": {
+ "column": "9",
+ "line": "12292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054409@macro@TIM_CCMR2_IC4F_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_2",
+ "location": {
+ "column": "9",
+ "line": "12293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054505@macro@TIM_CCMR2_IC4F_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCMR2_IC4F_3",
+ "location": {
+ "column": "9",
+ "line": "12294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCMR2_IC4F_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054685@macro@TIM_CCER_CC1E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1E_Pos",
+ "location": {
+ "column": "9",
+ "line": "12297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054766@macro@TIM_CCER_CC1E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1E_Msk",
+ "location": {
+ "column": "9",
+ "line": "12298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1054866@macro@TIM_CCER_CC1E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1E",
+ "location": {
+ "column": "9",
+ "line": "12299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055001@macro@TIM_CCER_CC1P_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1P_Pos",
+ "location": {
+ "column": "9",
+ "line": "12300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1P_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055082@macro@TIM_CCER_CC1P_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1P_Msk",
+ "location": {
+ "column": "9",
+ "line": "12301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1P_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055182@macro@TIM_CCER_CC1P",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1P",
+ "location": {
+ "column": "9",
+ "line": "12302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1P",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055317@macro@TIM_CCER_CC1NE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055398@macro@TIM_CCER_CC1NE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055498@macro@TIM_CCER_CC1NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NE",
+ "location": {
+ "column": "9",
+ "line": "12305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055633@macro@TIM_CCER_CC1NP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055714@macro@TIM_CCER_CC1NP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055814@macro@TIM_CCER_CC1NP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC1NP",
+ "location": {
+ "column": "9",
+ "line": "12308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC1NP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1055949@macro@TIM_CCER_CC2E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2E_Pos",
+ "location": {
+ "column": "9",
+ "line": "12309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056030@macro@TIM_CCER_CC2E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2E_Msk",
+ "location": {
+ "column": "9",
+ "line": "12310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056130@macro@TIM_CCER_CC2E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2E",
+ "location": {
+ "column": "9",
+ "line": "12311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056265@macro@TIM_CCER_CC2P_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2P_Pos",
+ "location": {
+ "column": "9",
+ "line": "12312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2P_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056346@macro@TIM_CCER_CC2P_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2P_Msk",
+ "location": {
+ "column": "9",
+ "line": "12313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2P_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056446@macro@TIM_CCER_CC2P",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2P",
+ "location": {
+ "column": "9",
+ "line": "12314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2P",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056581@macro@TIM_CCER_CC2NE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056662@macro@TIM_CCER_CC2NE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056762@macro@TIM_CCER_CC2NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NE",
+ "location": {
+ "column": "9",
+ "line": "12317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056897@macro@TIM_CCER_CC2NP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1056978@macro@TIM_CCER_CC2NP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057078@macro@TIM_CCER_CC2NP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC2NP",
+ "location": {
+ "column": "9",
+ "line": "12320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC2NP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057213@macro@TIM_CCER_CC3E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3E_Pos",
+ "location": {
+ "column": "9",
+ "line": "12321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057294@macro@TIM_CCER_CC3E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3E_Msk",
+ "location": {
+ "column": "9",
+ "line": "12322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057394@macro@TIM_CCER_CC3E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3E",
+ "location": {
+ "column": "9",
+ "line": "12323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057529@macro@TIM_CCER_CC3P_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3P_Pos",
+ "location": {
+ "column": "9",
+ "line": "12324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3P_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057610@macro@TIM_CCER_CC3P_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3P_Msk",
+ "location": {
+ "column": "9",
+ "line": "12325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3P_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057710@macro@TIM_CCER_CC3P",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3P",
+ "location": {
+ "column": "9",
+ "line": "12326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3P",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057845@macro@TIM_CCER_CC3NE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1057926@macro@TIM_CCER_CC3NE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058026@macro@TIM_CCER_CC3NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NE",
+ "location": {
+ "column": "9",
+ "line": "12329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058161@macro@TIM_CCER_CC3NP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058242@macro@TIM_CCER_CC3NP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058342@macro@TIM_CCER_CC3NP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC3NP",
+ "location": {
+ "column": "9",
+ "line": "12332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC3NP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058477@macro@TIM_CCER_CC4E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4E_Pos",
+ "location": {
+ "column": "9",
+ "line": "12333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058558@macro@TIM_CCER_CC4E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4E_Msk",
+ "location": {
+ "column": "9",
+ "line": "12334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058658@macro@TIM_CCER_CC4E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4E",
+ "location": {
+ "column": "9",
+ "line": "12335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058793@macro@TIM_CCER_CC4P_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4P_Pos",
+ "location": {
+ "column": "9",
+ "line": "12336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4P_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058874@macro@TIM_CCER_CC4P_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4P_Msk",
+ "location": {
+ "column": "9",
+ "line": "12337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4P_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1058974@macro@TIM_CCER_CC4P",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4P",
+ "location": {
+ "column": "9",
+ "line": "12338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4P",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059109@macro@TIM_CCER_CC4NP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4NP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4NP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059190@macro@TIM_CCER_CC4NP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4NP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4NP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059290@macro@TIM_CCER_CC4NP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCER_CC4NP",
+ "location": {
+ "column": "9",
+ "line": "12341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCER_CC4NP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059509@macro@TIM_CNT_CNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CNT_CNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CNT_CNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059594@macro@TIM_CNT_CNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CNT_CNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CNT_CNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059698@macro@TIM_CNT_CNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CNT_CNT",
+ "location": {
+ "column": "9",
+ "line": "12346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CNT_CNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059898@macro@TIM_PSC_PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_PSC_PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_PSC_PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1059979@macro@TIM_PSC_PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_PSC_PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_PSC_PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060079@macro@TIM_PSC_PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_PSC_PSC",
+ "location": {
+ "column": "9",
+ "line": "12351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_PSC_PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060275@macro@TIM_ARR_ARR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_ARR_ARR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_ARR_ARR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060356@macro@TIM_ARR_ARR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_ARR_ARR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_ARR_ARR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060456@macro@TIM_ARR_ARR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_ARR_ARR",
+ "location": {
+ "column": "9",
+ "line": "12356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_ARR_ARR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060652@macro@TIM_RCR_REP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_RCR_REP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_RCR_REP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060733@macro@TIM_RCR_REP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_RCR_REP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_RCR_REP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1060833@macro@TIM_RCR_REP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_RCR_REP",
+ "location": {
+ "column": "9",
+ "line": "12361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_RCR_REP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061029@macro@TIM_CCR1_CCR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR1_CCR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "12364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR1_CCR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061110@macro@TIM_CCR1_CCR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR1_CCR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "12365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR1_CCR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061210@macro@TIM_CCR1_CCR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR1_CCR1",
+ "location": {
+ "column": "9",
+ "line": "12366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR1_CCR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061406@macro@TIM_CCR2_CCR2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR2_CCR2_Pos",
+ "location": {
+ "column": "9",
+ "line": "12369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR2_CCR2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061487@macro@TIM_CCR2_CCR2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR2_CCR2_Msk",
+ "location": {
+ "column": "9",
+ "line": "12370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR2_CCR2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061587@macro@TIM_CCR2_CCR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR2_CCR2",
+ "location": {
+ "column": "9",
+ "line": "12371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR2_CCR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061783@macro@TIM_CCR3_CCR3_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR3_CCR3_Pos",
+ "location": {
+ "column": "9",
+ "line": "12374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR3_CCR3_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061864@macro@TIM_CCR3_CCR3_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR3_CCR3_Msk",
+ "location": {
+ "column": "9",
+ "line": "12375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR3_CCR3_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1061964@macro@TIM_CCR3_CCR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR3_CCR3",
+ "location": {
+ "column": "9",
+ "line": "12376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR3_CCR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062160@macro@TIM_CCR4_CCR4_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR4_CCR4_Pos",
+ "location": {
+ "column": "9",
+ "line": "12379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR4_CCR4_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062241@macro@TIM_CCR4_CCR4_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR4_CCR4_Msk",
+ "location": {
+ "column": "9",
+ "line": "12380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR4_CCR4_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062341@macro@TIM_CCR4_CCR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_CCR4_CCR4",
+ "location": {
+ "column": "9",
+ "line": "12381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_CCR4_CCR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062537@macro@TIM_BDTR_DTG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062618@macro@TIM_BDTR_DTG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062718@macro@TIM_BDTR_DTG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG",
+ "location": {
+ "column": "9",
+ "line": "12386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062848@macro@TIM_BDTR_DTG_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_0",
+ "location": {
+ "column": "9",
+ "line": "12387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1062944@macro@TIM_BDTR_DTG_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_1",
+ "location": {
+ "column": "9",
+ "line": "12388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063040@macro@TIM_BDTR_DTG_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_2",
+ "location": {
+ "column": "9",
+ "line": "12389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063136@macro@TIM_BDTR_DTG_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_3",
+ "location": {
+ "column": "9",
+ "line": "12390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063232@macro@TIM_BDTR_DTG_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_4",
+ "location": {
+ "column": "9",
+ "line": "12391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063328@macro@TIM_BDTR_DTG_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_5",
+ "location": {
+ "column": "9",
+ "line": "12392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063424@macro@TIM_BDTR_DTG_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_6",
+ "location": {
+ "column": "9",
+ "line": "12393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063520@macro@TIM_BDTR_DTG_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_DTG_7",
+ "location": {
+ "column": "9",
+ "line": "12394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_DTG_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063618@macro@TIM_BDTR_LOCK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_LOCK_Pos",
+ "location": {
+ "column": "9",
+ "line": "12396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_LOCK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063699@macro@TIM_BDTR_LOCK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_LOCK_Msk",
+ "location": {
+ "column": "9",
+ "line": "12397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_LOCK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063799@macro@TIM_BDTR_LOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_LOCK",
+ "location": {
+ "column": "9",
+ "line": "12398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_LOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1063922@macro@TIM_BDTR_LOCK_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_LOCK_0",
+ "location": {
+ "column": "9",
+ "line": "12399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_LOCK_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064018@macro@TIM_BDTR_LOCK_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_LOCK_1",
+ "location": {
+ "column": "9",
+ "line": "12400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_LOCK_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064116@macro@TIM_BDTR_OSSI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSI_Pos",
+ "location": {
+ "column": "9",
+ "line": "12402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064197@macro@TIM_BDTR_OSSI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSI_Msk",
+ "location": {
+ "column": "9",
+ "line": "12403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064297@macro@TIM_BDTR_OSSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSI",
+ "location": {
+ "column": "9",
+ "line": "12404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064418@macro@TIM_BDTR_OSSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064499@macro@TIM_BDTR_OSSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064599@macro@TIM_BDTR_OSSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_OSSR",
+ "location": {
+ "column": "9",
+ "line": "12407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_OSSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064720@macro@TIM_BDTR_BKE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064801@macro@TIM_BDTR_BKE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1064901@macro@TIM_BDTR_BKE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKE",
+ "location": {
+ "column": "9",
+ "line": "12410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065022@macro@TIM_BDTR_BKP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065103@macro@TIM_BDTR_BKP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065203@macro@TIM_BDTR_BKP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_BKP",
+ "location": {
+ "column": "9",
+ "line": "12413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_BKP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065324@macro@TIM_BDTR_AOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_AOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_AOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065405@macro@TIM_BDTR_AOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_AOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_AOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065505@macro@TIM_BDTR_AOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_AOE",
+ "location": {
+ "column": "9",
+ "line": "12416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_AOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065626@macro@TIM_BDTR_MOE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_MOE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_MOE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065707@macro@TIM_BDTR_MOE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_MOE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_MOE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1065807@macro@TIM_BDTR_MOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BDTR_MOE",
+ "location": {
+ "column": "9",
+ "line": "12419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_BDTR_MOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066012@macro@TIM_DCR_DBA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_Pos",
+ "location": {
+ "column": "9",
+ "line": "12422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066093@macro@TIM_DCR_DBA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_Msk",
+ "location": {
+ "column": "9",
+ "line": "12423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066193@macro@TIM_DCR_DBA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA",
+ "location": {
+ "column": "9",
+ "line": "12424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066313@macro@TIM_DCR_DBA_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_0",
+ "location": {
+ "column": "9",
+ "line": "12425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066409@macro@TIM_DCR_DBA_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_1",
+ "location": {
+ "column": "9",
+ "line": "12426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066505@macro@TIM_DCR_DBA_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_2",
+ "location": {
+ "column": "9",
+ "line": "12427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066601@macro@TIM_DCR_DBA_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_3",
+ "location": {
+ "column": "9",
+ "line": "12428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066697@macro@TIM_DCR_DBA_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBA_4",
+ "location": {
+ "column": "9",
+ "line": "12429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBA_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066795@macro@TIM_DCR_DBL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066876@macro@TIM_DCR_DBL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1066976@macro@TIM_DCR_DBL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL",
+ "location": {
+ "column": "9",
+ "line": "12433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067096@macro@TIM_DCR_DBL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_0",
+ "location": {
+ "column": "9",
+ "line": "12434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067192@macro@TIM_DCR_DBL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_1",
+ "location": {
+ "column": "9",
+ "line": "12435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067288@macro@TIM_DCR_DBL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_2",
+ "location": {
+ "column": "9",
+ "line": "12436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067384@macro@TIM_DCR_DBL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_3",
+ "location": {
+ "column": "9",
+ "line": "12437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067480@macro@TIM_DCR_DBL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DCR_DBL_4",
+ "location": {
+ "column": "9",
+ "line": "12438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DCR_DBL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067660@macro@TIM_DMAR_DMAB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMAR_DMAB_Pos",
+ "location": {
+ "column": "9",
+ "line": "12441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DMAR_DMAB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067741@macro@TIM_DMAR_DMAB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMAR_DMAB_Msk",
+ "location": {
+ "column": "9",
+ "line": "12442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DMAR_DMAB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1067841@macro@TIM_DMAR_DMAB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMAR_DMAB",
+ "location": {
+ "column": "9",
+ "line": "12443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_DMAR_DMAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068063@macro@TIM_OR_TI1_RMP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI1_RMP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI1_RMP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068145@macro@TIM_OR_TI1_RMP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI1_RMP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI1_RMP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068245@macro@TIM_OR_TI1_RMP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI1_RMP",
+ "location": {
+ "column": "9",
+ "line": "12448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI1_RMP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068381@macro@TIM_OR_TI1_RMP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI1_RMP_0",
+ "location": {
+ "column": "9",
+ "line": "12449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI1_RMP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068481@macro@TIM_OR_TI1_RMP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI1_RMP_1",
+ "location": {
+ "column": "9",
+ "line": "12450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI1_RMP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068583@macro@TIM_OR_TI4_RMP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI4_RMP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI4_RMP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068664@macro@TIM_OR_TI4_RMP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI4_RMP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI4_RMP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068764@macro@TIM_OR_TI4_RMP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI4_RMP",
+ "location": {
+ "column": "9",
+ "line": "12454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI4_RMP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068902@macro@TIM_OR_TI4_RMP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI4_RMP_0",
+ "location": {
+ "column": "9",
+ "line": "12455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI4_RMP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1068998@macro@TIM_OR_TI4_RMP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_TI4_RMP_1",
+ "location": {
+ "column": "9",
+ "line": "12456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_TI4_RMP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1069094@macro@TIM_OR_ITR1_RMP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_ITR1_RMP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_ITR1_RMP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1069175@macro@TIM_OR_ITR1_RMP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_ITR1_RMP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_ITR1_RMP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1069275@macro@TIM_OR_ITR1_RMP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_ITR1_RMP",
+ "location": {
+ "column": "9",
+ "line": "12459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_ITR1_RMP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1069413@macro@TIM_OR_ITR1_RMP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_ITR1_RMP_0",
+ "location": {
+ "column": "9",
+ "line": "12460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_ITR1_RMP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1069509@macro@TIM_OR_ITR1_RMP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_OR_ITR1_RMP_1",
+ "location": {
+ "column": "9",
+ "line": "12461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "TIM_OR_ITR1_RMP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070101@macro@USART_SR_PE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_PE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_PE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070182@macro@USART_SR_PE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_PE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_PE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070282@macro@USART_SR_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_PE",
+ "location": {
+ "column": "9",
+ "line": "12472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070398@macro@USART_SR_FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070479@macro@USART_SR_FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070579@macro@USART_SR_FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_FE",
+ "location": {
+ "column": "9",
+ "line": "12475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070695@macro@USART_SR_NE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_NE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_NE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070776@macro@USART_SR_NE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_NE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_NE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070876@macro@USART_SR_NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_NE",
+ "location": {
+ "column": "9",
+ "line": "12478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1070992@macro@USART_SR_ORE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_ORE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_ORE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071073@macro@USART_SR_ORE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_ORE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_ORE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071173@macro@USART_SR_ORE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_ORE",
+ "location": {
+ "column": "9",
+ "line": "12481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_ORE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071289@macro@USART_SR_IDLE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_IDLE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_IDLE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071370@macro@USART_SR_IDLE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_IDLE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_IDLE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071470@macro@USART_SR_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_IDLE",
+ "location": {
+ "column": "9",
+ "line": "12484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071586@macro@USART_SR_RXNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_RXNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_RXNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071667@macro@USART_SR_RXNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_RXNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_RXNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071767@macro@USART_SR_RXNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_RXNE",
+ "location": {
+ "column": "9",
+ "line": "12487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_RXNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071883@macro@USART_SR_TC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1071964@macro@USART_SR_TC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072064@macro@USART_SR_TC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TC",
+ "location": {
+ "column": "9",
+ "line": "12490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072180@macro@USART_SR_TXE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TXE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TXE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072261@macro@USART_SR_TXE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TXE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TXE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072361@macro@USART_SR_TXE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_TXE",
+ "location": {
+ "column": "9",
+ "line": "12493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_TXE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072477@macro@USART_SR_LBD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_LBD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_LBD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072558@macro@USART_SR_LBD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_LBD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_LBD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072658@macro@USART_SR_LBD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_LBD",
+ "location": {
+ "column": "9",
+ "line": "12496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_LBD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072774@macro@USART_SR_CTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_CTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "12497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_CTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072855@macro@USART_SR_CTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_CTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "12498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_CTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1072955@macro@USART_SR_CTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_SR_CTS",
+ "location": {
+ "column": "9",
+ "line": "12499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_SR_CTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073155@macro@USART_DR_DR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_DR_DR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_DR_DR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073236@macro@USART_DR_DR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_DR_DR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_DR_DR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073336@macro@USART_DR_DR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_DR_DR",
+ "location": {
+ "column": "9",
+ "line": "12504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_DR_DR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073518@macro@USART_BRR_DIV_Fraction_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Fraction_Pos",
+ "location": {
+ "column": "9",
+ "line": "12507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Fraction_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073599@macro@USART_BRR_DIV_Fraction_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Fraction_Msk",
+ "location": {
+ "column": "9",
+ "line": "12508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Fraction_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073699@macro@USART_BRR_DIV_Fraction",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Fraction",
+ "location": {
+ "column": "9",
+ "line": "12509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Fraction",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073807@macro@USART_BRR_DIV_Mantissa_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Mantissa_Pos",
+ "location": {
+ "column": "9",
+ "line": "12510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Mantissa_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073888@macro@USART_BRR_DIV_Mantissa_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Mantissa_Msk",
+ "location": {
+ "column": "9",
+ "line": "12511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Mantissa_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1073988@macro@USART_BRR_DIV_Mantissa",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_BRR_DIV_Mantissa",
+ "location": {
+ "column": "9",
+ "line": "12512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_BRR_DIV_Mantissa",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074180@macro@USART_CR1_SBK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_SBK_Pos",
+ "location": {
+ "column": "9",
+ "line": "12515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_SBK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074261@macro@USART_CR1_SBK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_SBK_Msk",
+ "location": {
+ "column": "9",
+ "line": "12516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_SBK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074361@macro@USART_CR1_SBK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_SBK",
+ "location": {
+ "column": "9",
+ "line": "12517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_SBK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074487@macro@USART_CR1_RWU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RWU_Pos",
+ "location": {
+ "column": "9",
+ "line": "12518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RWU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074568@macro@USART_CR1_RWU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RWU_Msk",
+ "location": {
+ "column": "9",
+ "line": "12519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RWU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074668@macro@USART_CR1_RWU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RWU",
+ "location": {
+ "column": "9",
+ "line": "12520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RWU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074794@macro@USART_CR1_RE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074875@macro@USART_CR1_RE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1074975@macro@USART_CR1_RE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RE",
+ "location": {
+ "column": "9",
+ "line": "12523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075101@macro@USART_CR1_TE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075182@macro@USART_CR1_TE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075282@macro@USART_CR1_TE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TE",
+ "location": {
+ "column": "9",
+ "line": "12526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075408@macro@USART_CR1_IDLEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_IDLEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_IDLEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075489@macro@USART_CR1_IDLEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_IDLEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_IDLEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075589@macro@USART_CR1_IDLEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_IDLEIE",
+ "location": {
+ "column": "9",
+ "line": "12529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_IDLEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075715@macro@USART_CR1_RXNEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RXNEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RXNEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075796@macro@USART_CR1_RXNEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RXNEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RXNEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1075896@macro@USART_CR1_RXNEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_RXNEIE",
+ "location": {
+ "column": "9",
+ "line": "12532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_RXNEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076022@macro@USART_CR1_TCIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TCIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TCIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076103@macro@USART_CR1_TCIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TCIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TCIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076203@macro@USART_CR1_TCIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TCIE",
+ "location": {
+ "column": "9",
+ "line": "12535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TCIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076329@macro@USART_CR1_TXEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TXEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TXEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076410@macro@USART_CR1_TXEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TXEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TXEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076510@macro@USART_CR1_TXEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_TXEIE",
+ "location": {
+ "column": "9",
+ "line": "12538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_TXEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076636@macro@USART_CR1_PEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076717@macro@USART_CR1_PEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076817@macro@USART_CR1_PEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PEIE",
+ "location": {
+ "column": "9",
+ "line": "12541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1076943@macro@USART_CR1_PS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PS_Pos",
+ "location": {
+ "column": "9",
+ "line": "12542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077024@macro@USART_CR1_PS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PS_Msk",
+ "location": {
+ "column": "9",
+ "line": "12543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077124@macro@USART_CR1_PS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PS",
+ "location": {
+ "column": "9",
+ "line": "12544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077250@macro@USART_CR1_PCE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PCE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PCE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077331@macro@USART_CR1_PCE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PCE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PCE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077431@macro@USART_CR1_PCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_PCE",
+ "location": {
+ "column": "9",
+ "line": "12547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_PCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077557@macro@USART_CR1_WAKE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_WAKE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_WAKE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077638@macro@USART_CR1_WAKE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_WAKE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_WAKE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077738@macro@USART_CR1_WAKE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_WAKE",
+ "location": {
+ "column": "9",
+ "line": "12550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_WAKE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077864@macro@USART_CR1_M_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_M_Pos",
+ "location": {
+ "column": "9",
+ "line": "12551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_M_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1077945@macro@USART_CR1_M_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_M_Msk",
+ "location": {
+ "column": "9",
+ "line": "12552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_M_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078045@macro@USART_CR1_M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_M",
+ "location": {
+ "column": "9",
+ "line": "12553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078171@macro@USART_CR1_UE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_UE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_UE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078252@macro@USART_CR1_UE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_UE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_UE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078352@macro@USART_CR1_UE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_UE",
+ "location": {
+ "column": "9",
+ "line": "12556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_UE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078478@macro@USART_CR1_OVER8_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_OVER8_Pos",
+ "location": {
+ "column": "9",
+ "line": "12557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_OVER8_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078559@macro@USART_CR1_OVER8_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_OVER8_Msk",
+ "location": {
+ "column": "9",
+ "line": "12558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_OVER8_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078659@macro@USART_CR1_OVER8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR1_OVER8",
+ "location": {
+ "column": "9",
+ "line": "12559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR1_OVER8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078869@macro@USART_CR2_ADD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_ADD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_ADD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1078950@macro@USART_CR2_ADD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_ADD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_ADD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079050@macro@USART_CR2_ADD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_ADD",
+ "location": {
+ "column": "9",
+ "line": "12564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_ADD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079174@macro@USART_CR2_LBDL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079255@macro@USART_CR2_LBDL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079355@macro@USART_CR2_LBDL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDL",
+ "location": {
+ "column": "9",
+ "line": "12567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079479@macro@USART_CR2_LBDIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079560@macro@USART_CR2_LBDIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079660@macro@USART_CR2_LBDIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBDIE",
+ "location": {
+ "column": "9",
+ "line": "12570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBDIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079784@macro@USART_CR2_LBCL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBCL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBCL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079865@macro@USART_CR2_LBCL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBCL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBCL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1079965@macro@USART_CR2_LBCL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LBCL",
+ "location": {
+ "column": "9",
+ "line": "12573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LBCL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080089@macro@USART_CR2_CPHA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPHA_Pos",
+ "location": {
+ "column": "9",
+ "line": "12574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPHA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080170@macro@USART_CR2_CPHA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPHA_Msk",
+ "location": {
+ "column": "9",
+ "line": "12575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPHA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080270@macro@USART_CR2_CPHA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPHA",
+ "location": {
+ "column": "9",
+ "line": "12576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPHA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080394@macro@USART_CR2_CPOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080475@macro@USART_CR2_CPOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080575@macro@USART_CR2_CPOL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CPOL",
+ "location": {
+ "column": "9",
+ "line": "12579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CPOL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080699@macro@USART_CR2_CLKEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CLKEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "12580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CLKEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080780@macro@USART_CR2_CLKEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CLKEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "12581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CLKEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1080880@macro@USART_CR2_CLKEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_CLKEN",
+ "location": {
+ "column": "9",
+ "line": "12582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_CLKEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081006@macro@USART_CR2_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081087@macro@USART_CR2_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081187@macro@USART_CR2_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_STOP",
+ "location": {
+ "column": "9",
+ "line": "12586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081301@macro@USART_CR2_STOP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_STOP_0",
+ "location": {
+ "column": "9",
+ "line": "12587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_STOP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081397@macro@USART_CR2_STOP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_STOP_1",
+ "location": {
+ "column": "9",
+ "line": "12588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_STOP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081495@macro@USART_CR2_LINEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LINEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "12590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LINEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081576@macro@USART_CR2_LINEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LINEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "12591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LINEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081676@macro@USART_CR2_LINEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR2_LINEN",
+ "location": {
+ "column": "9",
+ "line": "12592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR2_LINEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081863@macro@USART_CR3_EIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_EIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_EIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1081944@macro@USART_CR3_EIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_EIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_EIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082044@macro@USART_CR3_EIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_EIE",
+ "location": {
+ "column": "9",
+ "line": "12597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_EIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082159@macro@USART_CR3_IREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "12598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082240@macro@USART_CR3_IREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "12599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082340@macro@USART_CR3_IREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IREN",
+ "location": {
+ "column": "9",
+ "line": "12600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082455@macro@USART_CR3_IRLP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IRLP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IRLP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082536@macro@USART_CR3_IRLP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IRLP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IRLP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082636@macro@USART_CR3_IRLP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_IRLP",
+ "location": {
+ "column": "9",
+ "line": "12603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_IRLP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082751@macro@USART_CR3_HDSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_HDSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_HDSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082832@macro@USART_CR3_HDSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_HDSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_HDSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1082932@macro@USART_CR3_HDSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_HDSEL",
+ "location": {
+ "column": "9",
+ "line": "12606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_HDSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083047@macro@USART_CR3_NACK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_NACK_Pos",
+ "location": {
+ "column": "9",
+ "line": "12607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_NACK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083128@macro@USART_CR3_NACK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_NACK_Msk",
+ "location": {
+ "column": "9",
+ "line": "12608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_NACK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083228@macro@USART_CR3_NACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_NACK",
+ "location": {
+ "column": "9",
+ "line": "12609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_NACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083343@macro@USART_CR3_SCEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_SCEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "12610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_SCEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083424@macro@USART_CR3_SCEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_SCEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "12611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_SCEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083524@macro@USART_CR3_SCEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_SCEN",
+ "location": {
+ "column": "9",
+ "line": "12612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_SCEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083639@macro@USART_CR3_DMAR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083720@macro@USART_CR3_DMAR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083820@macro@USART_CR3_DMAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAR",
+ "location": {
+ "column": "9",
+ "line": "12615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1083935@macro@USART_CR3_DMAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084016@macro@USART_CR3_DMAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084116@macro@USART_CR3_DMAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_DMAT",
+ "location": {
+ "column": "9",
+ "line": "12618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_DMAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084231@macro@USART_CR3_RTSE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_RTSE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_RTSE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084312@macro@USART_CR3_RTSE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_RTSE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_RTSE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084412@macro@USART_CR3_RTSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_RTSE",
+ "location": {
+ "column": "9",
+ "line": "12621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_RTSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084527@macro@USART_CR3_CTSE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084608@macro@USART_CR3_CTSE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084708@macro@USART_CR3_CTSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSE",
+ "location": {
+ "column": "9",
+ "line": "12624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084823@macro@USART_CR3_CTSIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1084904@macro@USART_CR3_CTSIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085004@macro@USART_CR3_CTSIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_CTSIE",
+ "location": {
+ "column": "9",
+ "line": "12627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_CTSIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085119@macro@USART_CR3_ONEBIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_ONEBIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_ONEBIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085200@macro@USART_CR3_ONEBIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_ONEBIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_ONEBIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085300@macro@USART_CR3_ONEBIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CR3_ONEBIT",
+ "location": {
+ "column": "9",
+ "line": "12630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_CR3_ONEBIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085499@macro@USART_GTPR_PSC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085580@macro@USART_GTPR_PSC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085680@macro@USART_GTPR_PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC",
+ "location": {
+ "column": "9",
+ "line": "12635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085799@macro@USART_GTPR_PSC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_0",
+ "location": {
+ "column": "9",
+ "line": "12636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085895@macro@USART_GTPR_PSC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_1",
+ "location": {
+ "column": "9",
+ "line": "12637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1085991@macro@USART_GTPR_PSC_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_2",
+ "location": {
+ "column": "9",
+ "line": "12638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086087@macro@USART_GTPR_PSC_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_3",
+ "location": {
+ "column": "9",
+ "line": "12639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086183@macro@USART_GTPR_PSC_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_4",
+ "location": {
+ "column": "9",
+ "line": "12640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086279@macro@USART_GTPR_PSC_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_5",
+ "location": {
+ "column": "9",
+ "line": "12641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086375@macro@USART_GTPR_PSC_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_6",
+ "location": {
+ "column": "9",
+ "line": "12642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086471@macro@USART_GTPR_PSC_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_PSC_7",
+ "location": {
+ "column": "9",
+ "line": "12643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_PSC_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086569@macro@USART_GTPR_GT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_GT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_GT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086650@macro@USART_GTPR_GT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_GT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_GT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1086750@macro@USART_GTPR_GT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_GTPR_GT",
+ "location": {
+ "column": "9",
+ "line": "12647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USART_GTPR_GT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087348@macro@WWDG_CR_T_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_Pos",
+ "location": {
+ "column": "9",
+ "line": "12655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087429@macro@WWDG_CR_T_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_Msk",
+ "location": {
+ "column": "9",
+ "line": "12656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087529@macro@WWDG_CR_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T",
+ "location": {
+ "column": "9",
+ "line": "12657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087657@macro@WWDG_CR_T_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_0",
+ "location": {
+ "column": "9",
+ "line": "12658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087751@macro@WWDG_CR_T_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_1",
+ "location": {
+ "column": "9",
+ "line": "12659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087845@macro@WWDG_CR_T_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_2",
+ "location": {
+ "column": "9",
+ "line": "12660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1087939@macro@WWDG_CR_T_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_3",
+ "location": {
+ "column": "9",
+ "line": "12661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088033@macro@WWDG_CR_T_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_4",
+ "location": {
+ "column": "9",
+ "line": "12662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088127@macro@WWDG_CR_T_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_5",
+ "location": {
+ "column": "9",
+ "line": "12663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088221@macro@WWDG_CR_T_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T_6",
+ "location": {
+ "column": "9",
+ "line": "12664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088338@macro@WWDG_CR_T0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T0",
+ "location": {
+ "column": "10",
+ "line": "12666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088396@macro@WWDG_CR_T1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T1",
+ "location": {
+ "column": "10",
+ "line": "12667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088454@macro@WWDG_CR_T2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T2",
+ "location": {
+ "column": "10",
+ "line": "12668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088512@macro@WWDG_CR_T3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T3",
+ "location": {
+ "column": "10",
+ "line": "12669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088570@macro@WWDG_CR_T4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T4",
+ "location": {
+ "column": "10",
+ "line": "12670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088628@macro@WWDG_CR_T5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T5",
+ "location": {
+ "column": "10",
+ "line": "12671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088686@macro@WWDG_CR_T6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_T6",
+ "location": {
+ "column": "10",
+ "line": "12672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_T6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088745@macro@WWDG_CR_WDGA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_WDGA_Pos",
+ "location": {
+ "column": "9",
+ "line": "12674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_WDGA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088826@macro@WWDG_CR_WDGA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_WDGA_Msk",
+ "location": {
+ "column": "9",
+ "line": "12675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_WDGA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1088926@macro@WWDG_CR_WDGA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CR_WDGA",
+ "location": {
+ "column": "9",
+ "line": "12676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CR_WDGA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089112@macro@WWDG_CFR_W_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_Pos",
+ "location": {
+ "column": "9",
+ "line": "12679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089193@macro@WWDG_CFR_W_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_Msk",
+ "location": {
+ "column": "9",
+ "line": "12680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089293@macro@WWDG_CFR_W",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W",
+ "location": {
+ "column": "9",
+ "line": "12681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089413@macro@WWDG_CFR_W_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_0",
+ "location": {
+ "column": "9",
+ "line": "12682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089509@macro@WWDG_CFR_W_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_1",
+ "location": {
+ "column": "9",
+ "line": "12683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089605@macro@WWDG_CFR_W_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_2",
+ "location": {
+ "column": "9",
+ "line": "12684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089701@macro@WWDG_CFR_W_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_3",
+ "location": {
+ "column": "9",
+ "line": "12685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089797@macro@WWDG_CFR_W_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_4",
+ "location": {
+ "column": "9",
+ "line": "12686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089893@macro@WWDG_CFR_W_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_5",
+ "location": {
+ "column": "9",
+ "line": "12687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1089989@macro@WWDG_CFR_W_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W_6",
+ "location": {
+ "column": "9",
+ "line": "12688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090108@macro@WWDG_CFR_W0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W0",
+ "location": {
+ "column": "10",
+ "line": "12690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090167@macro@WWDG_CFR_W1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W1",
+ "location": {
+ "column": "10",
+ "line": "12691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090226@macro@WWDG_CFR_W2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W2",
+ "location": {
+ "column": "10",
+ "line": "12692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090285@macro@WWDG_CFR_W3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W3",
+ "location": {
+ "column": "10",
+ "line": "12693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090344@macro@WWDG_CFR_W4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W4",
+ "location": {
+ "column": "10",
+ "line": "12694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090403@macro@WWDG_CFR_W5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W5",
+ "location": {
+ "column": "10",
+ "line": "12695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090462@macro@WWDG_CFR_W6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_W6",
+ "location": {
+ "column": "10",
+ "line": "12696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_W6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090522@macro@WWDG_CFR_WDGTB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB_Pos",
+ "location": {
+ "column": "9",
+ "line": "12698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090603@macro@WWDG_CFR_WDGTB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB_Msk",
+ "location": {
+ "column": "9",
+ "line": "12699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090703@macro@WWDG_CFR_WDGTB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB",
+ "location": {
+ "column": "9",
+ "line": "12700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090819@macro@WWDG_CFR_WDGTB_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB_0",
+ "location": {
+ "column": "9",
+ "line": "12701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1090915@macro@WWDG_CFR_WDGTB_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB_1",
+ "location": {
+ "column": "9",
+ "line": "12702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091034@macro@WWDG_CFR_WDGTB0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB0",
+ "location": {
+ "column": "10",
+ "line": "12704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091097@macro@WWDG_CFR_WDGTB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_WDGTB1",
+ "location": {
+ "column": "10",
+ "line": "12705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_WDGTB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091161@macro@WWDG_CFR_EWI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_EWI_Pos",
+ "location": {
+ "column": "9",
+ "line": "12707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_EWI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091242@macro@WWDG_CFR_EWI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_EWI_Msk",
+ "location": {
+ "column": "9",
+ "line": "12708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_EWI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091342@macro@WWDG_CFR_EWI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_CFR_EWI",
+ "location": {
+ "column": "9",
+ "line": "12709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_CFR_EWI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091536@macro@WWDG_SR_EWIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_SR_EWIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_SR_EWIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091617@macro@WWDG_SR_EWIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_SR_EWIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_SR_EWIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1091717@macro@WWDG_SR_EWIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WWDG_SR_EWIF",
+ "location": {
+ "column": "9",
+ "line": "12714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "WWDG_SR_EWIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092328@macro@DBGMCU_IDCODE_DEV_ID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_DEV_ID_Pos",
+ "location": {
+ "column": "9",
+ "line": "12723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_DEV_ID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092409@macro@DBGMCU_IDCODE_DEV_ID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_DEV_ID_Msk",
+ "location": {
+ "column": "9",
+ "line": "12724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_DEV_ID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092520@macro@DBGMCU_IDCODE_DEV_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_DEV_ID",
+ "location": {
+ "column": "9",
+ "line": "12725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_DEV_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092601@macro@DBGMCU_IDCODE_REV_ID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_REV_ID_Pos",
+ "location": {
+ "column": "9",
+ "line": "12726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_REV_ID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092682@macro@DBGMCU_IDCODE_REV_ID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_REV_ID_Msk",
+ "location": {
+ "column": "9",
+ "line": "12727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_REV_ID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092794@macro@DBGMCU_IDCODE_REV_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_IDCODE_REV_ID",
+ "location": {
+ "column": "9",
+ "line": "12728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_IDCODE_REV_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1092959@macro@DBGMCU_CR_DBG_SLEEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_SLEEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_SLEEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093040@macro@DBGMCU_CR_DBG_SLEEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_SLEEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_SLEEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093148@macro@DBGMCU_CR_DBG_SLEEP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_SLEEP",
+ "location": {
+ "column": "9",
+ "line": "12733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_SLEEP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093229@macro@DBGMCU_CR_DBG_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093310@macro@DBGMCU_CR_DBG_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093417@macro@DBGMCU_CR_DBG_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STOP",
+ "location": {
+ "column": "9",
+ "line": "12736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093498@macro@DBGMCU_CR_DBG_STANDBY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STANDBY_Pos",
+ "location": {
+ "column": "9",
+ "line": "12737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STANDBY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093579@macro@DBGMCU_CR_DBG_STANDBY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STANDBY_Msk",
+ "location": {
+ "column": "9",
+ "line": "12738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STANDBY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093689@macro@DBGMCU_CR_DBG_STANDBY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_DBG_STANDBY",
+ "location": {
+ "column": "9",
+ "line": "12739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_DBG_STANDBY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093770@macro@DBGMCU_CR_TRACE_IOEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_IOEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "12740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_IOEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093851@macro@DBGMCU_CR_TRACE_IOEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_IOEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "12741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_IOEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1093960@macro@DBGMCU_CR_TRACE_IOEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_IOEN",
+ "location": {
+ "column": "9",
+ "line": "12742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_IOEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094043@macro@DBGMCU_CR_TRACE_MODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_MODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_MODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094124@macro@DBGMCU_CR_TRACE_MODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_MODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_MODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094233@macro@DBGMCU_CR_TRACE_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_MODE",
+ "location": {
+ "column": "9",
+ "line": "12746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094314@macro@DBGMCU_CR_TRACE_MODE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_MODE_0",
+ "location": {
+ "column": "9",
+ "line": "12747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_MODE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094423@macro@DBGMCU_CR_TRACE_MODE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_CR_TRACE_MODE_1",
+ "location": {
+ "column": "9",
+ "line": "12748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_CR_TRACE_MODE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094616@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094697@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094814@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
+ "location": {
+ "column": "9",
+ "line": "12753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094902@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1094983@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095100@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
+ "location": {
+ "column": "9",
+ "line": "12756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095188@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095269@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095386@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
+ "location": {
+ "column": "9",
+ "line": "12759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095474@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095555@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095672@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
+ "location": {
+ "column": "9",
+ "line": "12762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095760@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095841@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1095958@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
+ "location": {
+ "column": "9",
+ "line": "12765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096046@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096127@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096244@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
+ "location": {
+ "column": "9",
+ "line": "12768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096332@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096413@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096531@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
+ "location": {
+ "column": "9",
+ "line": "12771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096620@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096701@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096819@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
+ "location": {
+ "column": "9",
+ "line": "12774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096908@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1096989@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097107@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
+ "location": {
+ "column": "9",
+ "line": "12777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097196@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097277@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097393@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
+ "location": {
+ "column": "9",
+ "line": "12780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097480@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097561@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097678@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
+ "location": {
+ "column": "9",
+ "line": "12783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097766@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097847@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1097964@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
+ "location": {
+ "column": "9",
+ "line": "12786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098052@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098133@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098259@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "12789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098356@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098437@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098563@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "12792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098660@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098741@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098867@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "12795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1098964@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099045@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099162@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
+ "location": {
+ "column": "9",
+ "line": "12798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099250@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099331@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099448@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
+ "location": {
+ "column": "9",
+ "line": "12801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099603@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
+ "location": {
+ "column": "10",
+ "line": "12803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099765@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099846@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1099963@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
+ "location": {
+ "column": "9",
+ "line": "12808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100051@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100132@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100249@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
+ "location": {
+ "column": "9",
+ "line": "12811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100337@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100418@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100535@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
+ "location": {
+ "column": "9",
+ "line": "12814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100623@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100704@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100822@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
+ "location": {
+ "column": "9",
+ "line": "12817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100911@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "12818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1100992@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "12819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1101110@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
+ "location": {
+ "column": "9",
+ "line": "12820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1101676@macro@ETH_MACCR_WD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_WD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_WD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1101757@macro@ETH_MACCR_WD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_WD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_WD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1101859@macro@ETH_MACCR_WD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_WD",
+ "location": {
+ "column": "9",
+ "line": "12830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_WD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1101962@macro@ETH_MACCR_JD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_JD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_JD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102043@macro@ETH_MACCR_JD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_JD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_JD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102145@macro@ETH_MACCR_JD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_JD",
+ "location": {
+ "column": "9",
+ "line": "12833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_JD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102246@macro@ETH_MACCR_IFG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_Pos",
+ "location": {
+ "column": "9",
+ "line": "12834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102327@macro@ETH_MACCR_IFG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_Msk",
+ "location": {
+ "column": "9",
+ "line": "12835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102430@macro@ETH_MACCR_IFG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG",
+ "location": {
+ "column": "9",
+ "line": "12836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102532@macro@ETH_MACCR_IFG_96Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_96Bit",
+ "location": {
+ "column": "9",
+ "line": "12837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_96Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102674@macro@ETH_MACCR_IFG_88Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_88Bit",
+ "location": {
+ "column": "9",
+ "line": "12838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_88Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102816@macro@ETH_MACCR_IFG_80Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_80Bit",
+ "location": {
+ "column": "9",
+ "line": "12839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_80Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1102958@macro@ETH_MACCR_IFG_72Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_72Bit",
+ "location": {
+ "column": "9",
+ "line": "12840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_72Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103100@macro@ETH_MACCR_IFG_64Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_64Bit",
+ "location": {
+ "column": "9",
+ "line": "12841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_64Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103242@macro@ETH_MACCR_IFG_56Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_56Bit",
+ "location": {
+ "column": "9",
+ "line": "12842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_56Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103384@macro@ETH_MACCR_IFG_48Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_48Bit",
+ "location": {
+ "column": "9",
+ "line": "12843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_48Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103526@macro@ETH_MACCR_IFG_40Bit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IFG_40Bit",
+ "location": {
+ "column": "9",
+ "line": "12844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IFG_40Bit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103668@macro@ETH_MACCR_CSD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_CSD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_CSD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103749@macro@ETH_MACCR_CSD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_CSD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_CSD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103852@macro@ETH_MACCR_CSD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_CSD",
+ "location": {
+ "column": "9",
+ "line": "12847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_CSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1103982@macro@ETH_MACCR_FES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_FES_Pos",
+ "location": {
+ "column": "9",
+ "line": "12848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_FES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104063@macro@ETH_MACCR_FES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_FES_Msk",
+ "location": {
+ "column": "9",
+ "line": "12849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_FES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104166@macro@ETH_MACCR_FES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_FES",
+ "location": {
+ "column": "9",
+ "line": "12850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_FES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104272@macro@ETH_MACCR_ROD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_ROD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_ROD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104353@macro@ETH_MACCR_ROD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_ROD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_ROD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104456@macro@ETH_MACCR_ROD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_ROD",
+ "location": {
+ "column": "9",
+ "line": "12853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_ROD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104562@macro@ETH_MACCR_LM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_LM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_LM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104643@macro@ETH_MACCR_LM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_LM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_LM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104745@macro@ETH_MACCR_LM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_LM",
+ "location": {
+ "column": "9",
+ "line": "12856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_LM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104845@macro@ETH_MACCR_DM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1104926@macro@ETH_MACCR_DM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105028@macro@ETH_MACCR_DM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DM",
+ "location": {
+ "column": "9",
+ "line": "12859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105126@macro@ETH_MACCR_IPCO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IPCO_Pos",
+ "location": {
+ "column": "9",
+ "line": "12860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IPCO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105207@macro@ETH_MACCR_IPCO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IPCO_Msk",
+ "location": {
+ "column": "9",
+ "line": "12861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IPCO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105311@macro@ETH_MACCR_IPCO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_IPCO",
+ "location": {
+ "column": "9",
+ "line": "12862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_IPCO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105417@macro@ETH_MACCR_RD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105498@macro@ETH_MACCR_RD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105600@macro@ETH_MACCR_RD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RD",
+ "location": {
+ "column": "9",
+ "line": "12865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105700@macro@ETH_MACCR_APCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_APCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "12866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_APCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105781@macro@ETH_MACCR_APCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_APCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "12867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_APCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105885@macro@ETH_MACCR_APCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_APCS",
+ "location": {
+ "column": "9",
+ "line": "12868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_APCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1105999@macro@ETH_MACCR_BL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106080@macro@ETH_MACCR_BL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106182@macro@ETH_MACCR_BL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL",
+ "location": {
+ "column": "9",
+ "line": "12871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106475@macro@ETH_MACCR_BL_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_10",
+ "location": {
+ "column": "9",
+ "line": "12873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106577@macro@ETH_MACCR_BL_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_8",
+ "location": {
+ "column": "9",
+ "line": "12874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106678@macro@ETH_MACCR_BL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_4",
+ "location": {
+ "column": "9",
+ "line": "12875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106779@macro@ETH_MACCR_BL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_BL_1",
+ "location": {
+ "column": "9",
+ "line": "12876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_BL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106881@macro@ETH_MACCR_DC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DC_Pos",
+ "location": {
+ "column": "9",
+ "line": "12877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1106962@macro@ETH_MACCR_DC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DC_Msk",
+ "location": {
+ "column": "9",
+ "line": "12878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107064@macro@ETH_MACCR_DC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_DC",
+ "location": {
+ "column": "9",
+ "line": "12879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_DC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107165@macro@ETH_MACCR_TE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_TE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_TE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107246@macro@ETH_MACCR_TE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_TE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_TE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107348@macro@ETH_MACCR_TE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_TE",
+ "location": {
+ "column": "9",
+ "line": "12882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_TE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107453@macro@ETH_MACCR_RE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107534@macro@ETH_MACCR_RE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RE_Msk",
+ "location": {
+ "column": "9",
+ "line": "12884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107636@macro@ETH_MACCR_RE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACCR_RE",
+ "location": {
+ "column": "9",
+ "line": "12885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACCR_RE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107801@macro@ETH_MACFFR_RA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_RA_Pos",
+ "location": {
+ "column": "9",
+ "line": "12888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_RA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107882@macro@ETH_MACFFR_RA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_RA_Msk",
+ "location": {
+ "column": "9",
+ "line": "12889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_RA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1107985@macro@ETH_MACFFR_RA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_RA",
+ "location": {
+ "column": "9",
+ "line": "12890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_RA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108083@macro@ETH_MACFFR_HPF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HPF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HPF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108164@macro@ETH_MACFFR_HPF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HPF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HPF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108268@macro@ETH_MACFFR_HPF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HPF",
+ "location": {
+ "column": "9",
+ "line": "12893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HPF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108377@macro@ETH_MACFFR_SAF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108458@macro@ETH_MACFFR_SAF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108562@macro@ETH_MACFFR_SAF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAF",
+ "location": {
+ "column": "9",
+ "line": "12896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108677@macro@ETH_MACFFR_SAIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108758@macro@ETH_MACFFR_SAIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108863@macro@ETH_MACFFR_SAIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_SAIF",
+ "location": {
+ "column": "9",
+ "line": "12899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_SAIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1108971@macro@ETH_MACFFR_PCF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109052@macro@ETH_MACFFR_PCF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109156@macro@ETH_MACFFR_PCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF",
+ "location": {
+ "column": "9",
+ "line": "12902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109271@macro@ETH_MACFFR_PCF_BlockAll_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_BlockAll_Pos",
+ "location": {
+ "column": "9",
+ "line": "12903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_BlockAll_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109352@macro@ETH_MACFFR_PCF_BlockAll_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_BlockAll_Msk",
+ "location": {
+ "column": "9",
+ "line": "12904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_BlockAll_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109465@macro@ETH_MACFFR_PCF_BlockAll",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_BlockAll",
+ "location": {
+ "column": "9",
+ "line": "12905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_BlockAll",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109615@macro@ETH_MACFFR_PCF_ForwardAll_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardAll_Pos",
+ "location": {
+ "column": "9",
+ "line": "12906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardAll_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109696@macro@ETH_MACFFR_PCF_ForwardAll_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardAll_Msk",
+ "location": {
+ "column": "9",
+ "line": "12907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardAll_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109811@macro@ETH_MACFFR_PCF_ForwardAll",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardAll",
+ "location": {
+ "column": "9",
+ "line": "12908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardAll",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1109986@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos",
+ "location": {
+ "column": "9",
+ "line": "12909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110067@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk",
+ "location": {
+ "column": "9",
+ "line": "12910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110195@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
+ "location": {
+ "column": "9",
+ "line": "12911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110358@macro@ETH_MACFFR_BFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_BFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_BFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110439@macro@ETH_MACFFR_BFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_BFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_BFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110543@macro@ETH_MACFFR_BFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_BFD",
+ "location": {
+ "column": "9",
+ "line": "12914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_BFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110654@macro@ETH_MACFFR_PAM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PAM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PAM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110735@macro@ETH_MACFFR_PAM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PAM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PAM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110839@macro@ETH_MACFFR_PAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PAM",
+ "location": {
+ "column": "9",
+ "line": "12917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1110944@macro@ETH_MACFFR_DAIF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_DAIF_Pos",
+ "location": {
+ "column": "9",
+ "line": "12918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_DAIF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111025@macro@ETH_MACFFR_DAIF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_DAIF_Msk",
+ "location": {
+ "column": "9",
+ "line": "12919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_DAIF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111130@macro@ETH_MACFFR_DAIF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_DAIF",
+ "location": {
+ "column": "9",
+ "line": "12920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_DAIF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111237@macro@ETH_MACFFR_HM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111318@macro@ETH_MACFFR_HM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111421@macro@ETH_MACFFR_HM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HM",
+ "location": {
+ "column": "9",
+ "line": "12923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111523@macro@ETH_MACFFR_HU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HU_Pos",
+ "location": {
+ "column": "9",
+ "line": "12924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111604@macro@ETH_MACFFR_HU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HU_Msk",
+ "location": {
+ "column": "9",
+ "line": "12925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111707@macro@ETH_MACFFR_HU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_HU",
+ "location": {
+ "column": "9",
+ "line": "12926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_HU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111806@macro@ETH_MACFFR_PM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PM_Pos",
+ "location": {
+ "column": "9",
+ "line": "12927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111887@macro@ETH_MACFFR_PM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PM_Msk",
+ "location": {
+ "column": "9",
+ "line": "12928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1111990@macro@ETH_MACFFR_PM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFFR_PM",
+ "location": {
+ "column": "9",
+ "line": "12929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFFR_PM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112159@macro@ETH_MACHTHR_HTH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTHR_HTH_Pos",
+ "location": {
+ "column": "9",
+ "line": "12932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTHR_HTH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112240@macro@ETH_MACHTHR_HTH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTHR_HTH_Msk",
+ "location": {
+ "column": "9",
+ "line": "12933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTHR_HTH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112352@macro@ETH_MACHTHR_HTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTHR_HTH",
+ "location": {
+ "column": "9",
+ "line": "12934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTHR_HTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112519@macro@ETH_MACHTLR_HTL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTLR_HTL_Pos",
+ "location": {
+ "column": "9",
+ "line": "12937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTLR_HTL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112600@macro@ETH_MACHTLR_HTL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTLR_HTL_Msk",
+ "location": {
+ "column": "9",
+ "line": "12938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTLR_HTL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112712@macro@ETH_MACHTLR_HTL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACHTLR_HTL",
+ "location": {
+ "column": "9",
+ "line": "12939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACHTLR_HTL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112875@macro@ETH_MACMIIAR_PA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_PA_Pos",
+ "location": {
+ "column": "9",
+ "line": "12942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_PA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1112956@macro@ETH_MACMIIAR_PA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_PA_Msk",
+ "location": {
+ "column": "9",
+ "line": "12943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_PA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113062@macro@ETH_MACMIIAR_PA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_PA",
+ "location": {
+ "column": "9",
+ "line": "12944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_PA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113171@macro@ETH_MACMIIAR_MR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113252@macro@ETH_MACMIIAR_MR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113358@macro@ETH_MACMIIAR_MR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MR",
+ "location": {
+ "column": "9",
+ "line": "12947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113477@macro@ETH_MACMIIAR_CR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Pos",
+ "location": {
+ "column": "9",
+ "line": "12948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113558@macro@ETH_MACMIIAR_CR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Msk",
+ "location": {
+ "column": "9",
+ "line": "12949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113663@macro@ETH_MACMIIAR_CR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR",
+ "location": {
+ "column": "9",
+ "line": "12950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113773@macro@ETH_MACMIIAR_CR_Div42",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div42",
+ "location": {
+ "column": "9",
+ "line": "12951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div42",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113897@macro@ETH_MACMIIAR_CR_Div62_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div62_Pos",
+ "location": {
+ "column": "9",
+ "line": "12952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div62_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1113978@macro@ETH_MACMIIAR_CR_Div62_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div62_Msk",
+ "location": {
+ "column": "9",
+ "line": "12953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div62_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114089@macro@ETH_MACMIIAR_CR_Div62",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div62",
+ "location": {
+ "column": "9",
+ "line": "12954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div62",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114214@macro@ETH_MACMIIAR_CR_Div16_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div16_Pos",
+ "location": {
+ "column": "9",
+ "line": "12955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div16_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114295@macro@ETH_MACMIIAR_CR_Div16_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div16_Msk",
+ "location": {
+ "column": "9",
+ "line": "12956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div16_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114406@macro@ETH_MACMIIAR_CR_Div16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div16",
+ "location": {
+ "column": "9",
+ "line": "12957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114531@macro@ETH_MACMIIAR_CR_Div26_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div26_Pos",
+ "location": {
+ "column": "9",
+ "line": "12958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div26_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114612@macro@ETH_MACMIIAR_CR_Div26_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div26_Msk",
+ "location": {
+ "column": "9",
+ "line": "12959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div26_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114723@macro@ETH_MACMIIAR_CR_Div26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div26",
+ "location": {
+ "column": "9",
+ "line": "12960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114848@macro@ETH_MACMIIAR_CR_Div102_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div102_Pos",
+ "location": {
+ "column": "9",
+ "line": "12961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div102_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1114929@macro@ETH_MACMIIAR_CR_Div102_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div102_Msk",
+ "location": {
+ "column": "9",
+ "line": "12962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div102_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115041@macro@ETH_MACMIIAR_CR_Div102",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_CR_Div102",
+ "location": {
+ "column": "9",
+ "line": "12963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_CR_Div102",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115167@macro@ETH_MACMIIAR_MW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MW_Pos",
+ "location": {
+ "column": "9",
+ "line": "12964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115248@macro@ETH_MACMIIAR_MW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MW_Msk",
+ "location": {
+ "column": "9",
+ "line": "12965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115353@macro@ETH_MACMIIAR_MW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MW",
+ "location": {
+ "column": "9",
+ "line": "12966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115449@macro@ETH_MACMIIAR_MB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MB_Pos",
+ "location": {
+ "column": "9",
+ "line": "12967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115530@macro@ETH_MACMIIAR_MB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MB_Msk",
+ "location": {
+ "column": "9",
+ "line": "12968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115635@macro@ETH_MACMIIAR_MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIAR_MB",
+ "location": {
+ "column": "9",
+ "line": "12969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIAR_MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115790@macro@ETH_MACMIIDR_MD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIDR_MD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIDR_MD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115871@macro@ETH_MACMIIDR_MD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIDR_MD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIDR_MD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1115979@macro@ETH_MACMIIDR_MD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACMIIDR_MD",
+ "location": {
+ "column": "9",
+ "line": "12974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACMIIDR_MD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116166@macro@ETH_MACFCR_PT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116247@macro@ETH_MACFCR_PT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116353@macro@ETH_MACFCR_PT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PT",
+ "location": {
+ "column": "9",
+ "line": "12979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116450@macro@ETH_MACFCR_ZQPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_ZQPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_ZQPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116531@macro@ETH_MACFCR_ZQPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_ZQPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_ZQPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116636@macro@ETH_MACFCR_ZQPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_ZQPD",
+ "location": {
+ "column": "9",
+ "line": "12982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_ZQPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116748@macro@ETH_MACFCR_PLT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Pos",
+ "location": {
+ "column": "9",
+ "line": "12983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116829@macro@ETH_MACFCR_PLT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Msk",
+ "location": {
+ "column": "9",
+ "line": "12984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1116933@macro@ETH_MACFCR_PLT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT",
+ "location": {
+ "column": "9",
+ "line": "12985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117048@macro@ETH_MACFCR_PLT_Minus4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus4",
+ "location": {
+ "column": "9",
+ "line": "12986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117166@macro@ETH_MACFCR_PLT_Minus28_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus28_Pos",
+ "location": {
+ "column": "9",
+ "line": "12987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus28_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117247@macro@ETH_MACFCR_PLT_Minus28_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus28_Msk",
+ "location": {
+ "column": "9",
+ "line": "12988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus28_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117359@macro@ETH_MACFCR_PLT_Minus28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus28",
+ "location": {
+ "column": "9",
+ "line": "12989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117479@macro@ETH_MACFCR_PLT_Minus144_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus144_Pos",
+ "location": {
+ "column": "9",
+ "line": "12990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus144_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117560@macro@ETH_MACFCR_PLT_Minus144_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus144_Msk",
+ "location": {
+ "column": "9",
+ "line": "12991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus144_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117673@macro@ETH_MACFCR_PLT_Minus144",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus144",
+ "location": {
+ "column": "9",
+ "line": "12992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus144",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117794@macro@ETH_MACFCR_PLT_Minus256_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus256_Pos",
+ "location": {
+ "column": "9",
+ "line": "12993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus256_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117875@macro@ETH_MACFCR_PLT_Minus256_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus256_Msk",
+ "location": {
+ "column": "9",
+ "line": "12994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus256_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1117988@macro@ETH_MACFCR_PLT_Minus256",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_PLT_Minus256",
+ "location": {
+ "column": "9",
+ "line": "12995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_PLT_Minus256",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118109@macro@ETH_MACFCR_UPFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_UPFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "12996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_UPFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118190@macro@ETH_MACFCR_UPFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_UPFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "12997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_UPFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118295@macro@ETH_MACFCR_UPFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_UPFD",
+ "location": {
+ "column": "9",
+ "line": "12998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_UPFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118408@macro@ETH_MACFCR_RFCE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_RFCE_Pos",
+ "location": {
+ "column": "9",
+ "line": "12999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_RFCE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118489@macro@ETH_MACFCR_RFCE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_RFCE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_RFCE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118594@macro@ETH_MACFCR_RFCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_RFCE",
+ "location": {
+ "column": "9",
+ "line": "13001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_RFCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118708@macro@ETH_MACFCR_TFCE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_TFCE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_TFCE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118789@macro@ETH_MACFCR_TFCE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_TFCE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_TFCE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1118894@macro@ETH_MACFCR_TFCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_TFCE",
+ "location": {
+ "column": "9",
+ "line": "13004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_TFCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119009@macro@ETH_MACFCR_FCBBPA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_FCBBPA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_FCBBPA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119090@macro@ETH_MACFCR_FCBBPA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_FCBBPA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_FCBBPA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119197@macro@ETH_MACFCR_FCBBPA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACFCR_FCBBPA",
+ "location": {
+ "column": "9",
+ "line": "13007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACFCR_FCBBPA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119382@macro@ETH_MACVLANTR_VLANTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119463@macro@ETH_MACVLANTR_VLANTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119573@macro@ETH_MACVLANTR_VLANTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTC",
+ "location": {
+ "column": "9",
+ "line": "13012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119686@macro@ETH_MACVLANTR_VLANTI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTI_Pos",
+ "location": {
+ "column": "9",
+ "line": "13013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119767@macro@ETH_MACVLANTR_VLANTI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTI_Msk",
+ "location": {
+ "column": "9",
+ "line": "13014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1119880@macro@ETH_MACVLANTR_VLANTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACVLANTR_VLANTI",
+ "location": {
+ "column": "9",
+ "line": "13015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACVLANTR_VLANTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1120085@macro@ETH_MACRWUFFR_D_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACRWUFFR_D_Pos",
+ "location": {
+ "column": "9",
+ "line": "13018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACRWUFFR_D_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1120166@macro@ETH_MACRWUFFR_D_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACRWUFFR_D_Msk",
+ "location": {
+ "column": "9",
+ "line": "13019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACRWUFFR_D_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1120278@macro@ETH_MACRWUFFR_D",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACRWUFFR_D",
+ "location": {
+ "column": "9",
+ "line": "13020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACRWUFFR_D",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121264@macro@ETH_MACPMTCSR_WFFRPR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFFRPR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFFRPR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121345@macro@ETH_MACPMTCSR_WFFRPR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFFRPR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFFRPR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121455@macro@ETH_MACPMTCSR_WFFRPR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFFRPR",
+ "location": {
+ "column": "9",
+ "line": "13036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFFRPR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121585@macro@ETH_MACPMTCSR_GU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_GU_Pos",
+ "location": {
+ "column": "9",
+ "line": "13037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_GU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121666@macro@ETH_MACPMTCSR_GU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_GU_Msk",
+ "location": {
+ "column": "9",
+ "line": "13038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_GU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121772@macro@ETH_MACPMTCSR_GU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_GU",
+ "location": {
+ "column": "9",
+ "line": "13039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_GU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121902@macro@ETH_MACPMTCSR_WFR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1121983@macro@ETH_MACPMTCSR_WFR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122090@macro@ETH_MACPMTCSR_WFR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFR",
+ "location": {
+ "column": "9",
+ "line": "13042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122220@macro@ETH_MACPMTCSR_MPR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122301@macro@ETH_MACPMTCSR_MPR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122408@macro@ETH_MACPMTCSR_MPR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPR",
+ "location": {
+ "column": "9",
+ "line": "13045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122538@macro@ETH_MACPMTCSR_WFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122619@macro@ETH_MACPMTCSR_WFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122726@macro@ETH_MACPMTCSR_WFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_WFE",
+ "location": {
+ "column": "9",
+ "line": "13048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_WFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122856@macro@ETH_MACPMTCSR_MPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1122937@macro@ETH_MACPMTCSR_MPE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123044@macro@ETH_MACPMTCSR_MPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_MPE",
+ "location": {
+ "column": "9",
+ "line": "13051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_MPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123174@macro@ETH_MACPMTCSR_PD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_PD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_PD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123255@macro@ETH_MACPMTCSR_PD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_PD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_PD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123361@macro@ETH_MACPMTCSR_PD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACPMTCSR_PD",
+ "location": {
+ "column": "9",
+ "line": "13054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACPMTCSR_PD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123547@macro@ETH_MACDBGR_TFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123628@macro@ETH_MACDBGR_TFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123733@macro@ETH_MACDBGR_TFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFF",
+ "location": {
+ "column": "9",
+ "line": "13059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123891@macro@ETH_MACDBGR_TFNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1123972@macro@ETH_MACDBGR_TFNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124078@macro@ETH_MACDBGR_TFNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFNE",
+ "location": {
+ "column": "9",
+ "line": "13062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124236@macro@ETH_MACDBGR_TFWA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFWA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFWA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124317@macro@ETH_MACDBGR_TFWA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFWA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFWA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124423@macro@ETH_MACDBGR_TFWA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFWA",
+ "location": {
+ "column": "9",
+ "line": "13065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFWA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124581@macro@ETH_MACDBGR_TFRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124662@macro@ETH_MACDBGR_TFRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124768@macro@ETH_MACDBGR_TFRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS",
+ "location": {
+ "column": "9",
+ "line": "13068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1124926@macro@ETH_MACDBGR_TFRS_WRITING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WRITING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WRITING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125007@macro@ETH_MACDBGR_TFRS_WRITING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WRITING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WRITING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125121@macro@ETH_MACDBGR_TFRS_WRITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WRITING",
+ "location": {
+ "column": "9",
+ "line": "13071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WRITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125283@macro@ETH_MACDBGR_TFRS_WAITING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WAITING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WAITING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125364@macro@ETH_MACDBGR_TFRS_WAITING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WAITING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WAITING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125478@macro@ETH_MACDBGR_TFRS_WAITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_WAITING",
+ "location": {
+ "column": "9",
+ "line": "13074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_WAITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125640@macro@ETH_MACDBGR_TFRS_READ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_READ_Pos",
+ "location": {
+ "column": "9",
+ "line": "13075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_READ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125721@macro@ETH_MACDBGR_TFRS_READ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_READ_Msk",
+ "location": {
+ "column": "9",
+ "line": "13076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_READ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125832@macro@ETH_MACDBGR_TFRS_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_READ",
+ "location": {
+ "column": "9",
+ "line": "13077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1125991@macro@ETH_MACDBGR_TFRS_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_TFRS_IDLE",
+ "location": {
+ "column": "9",
+ "line": "13078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_TFRS_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126149@macro@ETH_MACDBGR_MTP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126230@macro@ETH_MACDBGR_MTP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126335@macro@ETH_MACDBGR_MTP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTP",
+ "location": {
+ "column": "9",
+ "line": "13081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126493@macro@ETH_MACDBGR_MTFCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126574@macro@ETH_MACDBGR_MTFCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126681@macro@ETH_MACDBGR_MTFCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS",
+ "location": {
+ "column": "9",
+ "line": "13084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126839@macro@ETH_MACDBGR_MTFCS_TRANSFERRING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_TRANSFERRING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_TRANSFERRING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1126920@macro@ETH_MACDBGR_MTFCS_TRANSFERRING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_TRANSFERRING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_TRANSFERRING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127040@macro@ETH_MACDBGR_MTFCS_TRANSFERRING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_TRANSFERRING",
+ "location": {
+ "column": "9",
+ "line": "13087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_TRANSFERRING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127208@macro@ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127289@macro@ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127410@macro@ETH_MACDBGR_MTFCS_GENERATINGPCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_GENERATINGPCF",
+ "location": {
+ "column": "9",
+ "line": "13090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_GENERATINGPCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127579@macro@ETH_MACDBGR_MTFCS_WAITING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_WAITING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_WAITING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127660@macro@ETH_MACDBGR_MTFCS_WAITING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_WAITING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_WAITING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127775@macro@ETH_MACDBGR_MTFCS_WAITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_WAITING",
+ "location": {
+ "column": "9",
+ "line": "13093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_WAITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1127938@macro@ETH_MACDBGR_MTFCS_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MTFCS_IDLE",
+ "location": {
+ "column": "9",
+ "line": "13094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MTFCS_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128096@macro@ETH_MACDBGR_MMTEA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMTEA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMTEA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128177@macro@ETH_MACDBGR_MMTEA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMTEA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMTEA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128284@macro@ETH_MACDBGR_MMTEA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMTEA",
+ "location": {
+ "column": "9",
+ "line": "13097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMTEA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128442@macro@ETH_MACDBGR_RFFL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128523@macro@ETH_MACDBGR_RFFL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128629@macro@ETH_MACDBGR_RFFL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL",
+ "location": {
+ "column": "9",
+ "line": "13100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128787@macro@ETH_MACDBGR_RFFL_FULL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_FULL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_FULL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128868@macro@ETH_MACDBGR_RFFL_FULL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_FULL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_FULL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1128979@macro@ETH_MACDBGR_RFFL_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_FULL",
+ "location": {
+ "column": "9",
+ "line": "13103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129138@macro@ETH_MACDBGR_RFFL_ABOVEFCT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_ABOVEFCT_Pos",
+ "location": {
+ "column": "9",
+ "line": "13104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_ABOVEFCT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129219@macro@ETH_MACDBGR_RFFL_ABOVEFCT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_ABOVEFCT_Msk",
+ "location": {
+ "column": "9",
+ "line": "13105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_ABOVEFCT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129334@macro@ETH_MACDBGR_RFFL_ABOVEFCT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_ABOVEFCT",
+ "location": {
+ "column": "9",
+ "line": "13106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_ABOVEFCT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129497@macro@ETH_MACDBGR_RFFL_BELOWFCT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_BELOWFCT_Pos",
+ "location": {
+ "column": "9",
+ "line": "13107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_BELOWFCT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129578@macro@ETH_MACDBGR_RFFL_BELOWFCT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_BELOWFCT_Msk",
+ "location": {
+ "column": "9",
+ "line": "13108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_BELOWFCT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129693@macro@ETH_MACDBGR_RFFL_BELOWFCT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_BELOWFCT",
+ "location": {
+ "column": "9",
+ "line": "13109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_BELOWFCT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1129856@macro@ETH_MACDBGR_RFFL_EMPTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFFL_EMPTY",
+ "location": {
+ "column": "9",
+ "line": "13110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFFL_EMPTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130014@macro@ETH_MACDBGR_RFRCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130095@macro@ETH_MACDBGR_RFRCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130202@macro@ETH_MACDBGR_RFRCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS",
+ "location": {
+ "column": "9",
+ "line": "13113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130360@macro@ETH_MACDBGR_RFRCS_FLUSHING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_FLUSHING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_FLUSHING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130441@macro@ETH_MACDBGR_RFRCS_FLUSHING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_FLUSHING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_FLUSHING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130557@macro@ETH_MACDBGR_RFRCS_FLUSHING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_FLUSHING",
+ "location": {
+ "column": "9",
+ "line": "13116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_FLUSHING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130721@macro@ETH_MACDBGR_RFRCS_STATUSREADING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_STATUSREADING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_STATUSREADING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130802@macro@ETH_MACDBGR_RFRCS_STATUSREADING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_STATUSREADING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_STATUSREADING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1130923@macro@ETH_MACDBGR_RFRCS_STATUSREADING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_STATUSREADING",
+ "location": {
+ "column": "9",
+ "line": "13119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_STATUSREADING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131092@macro@ETH_MACDBGR_RFRCS_DATAREADING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_DATAREADING_Pos",
+ "location": {
+ "column": "9",
+ "line": "13120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_DATAREADING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131173@macro@ETH_MACDBGR_RFRCS_DATAREADING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_DATAREADING_Msk",
+ "location": {
+ "column": "9",
+ "line": "13121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_DATAREADING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131292@macro@ETH_MACDBGR_RFRCS_DATAREADING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_DATAREADING",
+ "location": {
+ "column": "9",
+ "line": "13122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_DATAREADING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131459@macro@ETH_MACDBGR_RFRCS_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFRCS_IDLE",
+ "location": {
+ "column": "9",
+ "line": "13123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFRCS_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131617@macro@ETH_MACDBGR_RFWRA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFWRA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFWRA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131698@macro@ETH_MACDBGR_RFWRA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFWRA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFWRA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131805@macro@ETH_MACDBGR_RFWRA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_RFWRA",
+ "location": {
+ "column": "9",
+ "line": "13126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_RFWRA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1131963@macro@ETH_MACDBGR_MSFRWCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MSFRWCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MSFRWCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132044@macro@ETH_MACDBGR_MSFRWCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MSFRWCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MSFRWCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132153@macro@ETH_MACDBGR_MSFRWCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MSFRWCS",
+ "location": {
+ "column": "9",
+ "line": "13129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MSFRWCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132311@macro@ETH_MACDBGR_MSFRWCS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MSFRWCS_1",
+ "location": {
+ "column": "9",
+ "line": "13130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MSFRWCS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132420@macro@ETH_MACDBGR_MSFRWCS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MSFRWCS_0",
+ "location": {
+ "column": "9",
+ "line": "13131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MSFRWCS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132529@macro@ETH_MACDBGR_MMRPEA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMRPEA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMRPEA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132610@macro@ETH_MACDBGR_MMRPEA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMRPEA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMRPEA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132718@macro@ETH_MACDBGR_MMRPEA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACDBGR_MMRPEA",
+ "location": {
+ "column": "9",
+ "line": "13134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACDBGR_MMRPEA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1132933@macro@ETH_MACSR_TSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_TSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_TSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133014@macro@ETH_MACSR_TSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_TSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_TSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133118@macro@ETH_MACSR_TSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_TSTS",
+ "location": {
+ "column": "9",
+ "line": "13139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_TSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133230@macro@ETH_MACSR_MMCTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133311@macro@ETH_MACSR_MMCTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133416@macro@ETH_MACSR_MMCTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCTS",
+ "location": {
+ "column": "9",
+ "line": "13142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133528@macro@ETH_MACSR_MMMCRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMMCRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMMCRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133609@macro@ETH_MACSR_MMMCRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMMCRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMMCRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133715@macro@ETH_MACSR_MMMCRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMMCRS",
+ "location": {
+ "column": "9",
+ "line": "13145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMMCRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133827@macro@ETH_MACSR_MMCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1133908@macro@ETH_MACSR_MMCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134012@macro@ETH_MACSR_MMCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_MMCS",
+ "location": {
+ "column": "9",
+ "line": "13148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_MMCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134124@macro@ETH_MACSR_PMTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_PMTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_PMTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134205@macro@ETH_MACSR_PMTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_PMTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_PMTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134309@macro@ETH_MACSR_PMTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACSR_PMTS",
+ "location": {
+ "column": "9",
+ "line": "13151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACSR_PMTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134486@macro@ETH_MACIMR_TSTIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_TSTIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_TSTIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134567@macro@ETH_MACIMR_TSTIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_TSTIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_TSTIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134673@macro@ETH_MACIMR_TSTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_TSTIM",
+ "location": {
+ "column": "9",
+ "line": "13156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_TSTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134793@macro@ETH_MACIMR_PMTIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_PMTIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_PMTIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134874@macro@ETH_MACIMR_PMTIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_PMTIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_PMTIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1134980@macro@ETH_MACIMR_PMTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACIMR_PMTIM",
+ "location": {
+ "column": "9",
+ "line": "13159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACIMR_PMTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135164@macro@ETH_MACA0HR_MACA0H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0HR_MACA0H_Pos",
+ "location": {
+ "column": "9",
+ "line": "13162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0HR_MACA0H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135245@macro@ETH_MACA0HR_MACA0H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0HR_MACA0H_Msk",
+ "location": {
+ "column": "9",
+ "line": "13163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0HR_MACA0H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135356@macro@ETH_MACA0HR_MACA0H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0HR_MACA0H",
+ "location": {
+ "column": "9",
+ "line": "13164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0HR_MACA0H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135523@macro@ETH_MACA0LR_MACA0L_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0LR_MACA0L_Pos",
+ "location": {
+ "column": "9",
+ "line": "13167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0LR_MACA0L_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135604@macro@ETH_MACA0LR_MACA0L_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0LR_MACA0L_Msk",
+ "location": {
+ "column": "9",
+ "line": "13168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0LR_MACA0L_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135719@macro@ETH_MACA0LR_MACA0L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA0LR_MACA0L",
+ "location": {
+ "column": "9",
+ "line": "13169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA0LR_MACA0L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135886@macro@ETH_MACA1HR_AE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_AE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_AE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1135967@macro@ETH_MACA1HR_AE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_AE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_AE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136071@macro@ETH_MACA1HR_AE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_AE",
+ "location": {
+ "column": "9",
+ "line": "13174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_AE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136172@macro@ETH_MACA1HR_SA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_SA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_SA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136253@macro@ETH_MACA1HR_SA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_SA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_SA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136357@macro@ETH_MACA1HR_SA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_SA",
+ "location": {
+ "column": "9",
+ "line": "13177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_SA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136458@macro@ETH_MACA1HR_MBC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136539@macro@ETH_MACA1HR_MBC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136645@macro@ETH_MACA1HR_MBC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC",
+ "location": {
+ "column": "9",
+ "line": "13180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136803@macro@ETH_MACA1HR_MBC_HBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_HBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_HBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1136927@macro@ETH_MACA1HR_MBC_HBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_HBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_HBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137051@macro@ETH_MACA1HR_MBC_LBits31_24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_LBits31_24",
+ "location": {
+ "column": "9",
+ "line": "13183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_LBits31_24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137175@macro@ETH_MACA1HR_MBC_LBits23_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_LBits23_16",
+ "location": {
+ "column": "9",
+ "line": "13184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_LBits23_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137299@macro@ETH_MACA1HR_MBC_LBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_LBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_LBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137423@macro@ETH_MACA1HR_MBC_LBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MBC_LBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MBC_LBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137547@macro@ETH_MACA1HR_MACA1H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MACA1H_Pos",
+ "location": {
+ "column": "9",
+ "line": "13187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MACA1H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137628@macro@ETH_MACA1HR_MACA1H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MACA1H_Msk",
+ "location": {
+ "column": "9",
+ "line": "13188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MACA1H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137739@macro@ETH_MACA1HR_MACA1H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1HR_MACA1H",
+ "location": {
+ "column": "9",
+ "line": "13189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1HR_MACA1H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137906@macro@ETH_MACA1LR_MACA1L_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1LR_MACA1L_Pos",
+ "location": {
+ "column": "9",
+ "line": "13192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1LR_MACA1L_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1137987@macro@ETH_MACA1LR_MACA1L_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1LR_MACA1L_Msk",
+ "location": {
+ "column": "9",
+ "line": "13193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1LR_MACA1L_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138102@macro@ETH_MACA1LR_MACA1L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA1LR_MACA1L",
+ "location": {
+ "column": "9",
+ "line": "13194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA1LR_MACA1L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138269@macro@ETH_MACA2HR_AE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_AE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_AE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138350@macro@ETH_MACA2HR_AE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_AE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_AE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138454@macro@ETH_MACA2HR_AE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_AE",
+ "location": {
+ "column": "9",
+ "line": "13199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_AE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138555@macro@ETH_MACA2HR_SA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_SA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_SA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138636@macro@ETH_MACA2HR_SA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_SA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_SA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138740@macro@ETH_MACA2HR_SA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_SA",
+ "location": {
+ "column": "9",
+ "line": "13202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_SA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138841@macro@ETH_MACA2HR_MBC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1138922@macro@ETH_MACA2HR_MBC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139028@macro@ETH_MACA2HR_MBC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC",
+ "location": {
+ "column": "9",
+ "line": "13205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139132@macro@ETH_MACA2HR_MBC_HBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_HBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_HBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139256@macro@ETH_MACA2HR_MBC_HBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_HBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_HBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139380@macro@ETH_MACA2HR_MBC_LBits31_24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_LBits31_24",
+ "location": {
+ "column": "9",
+ "line": "13208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_LBits31_24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139504@macro@ETH_MACA2HR_MBC_LBits23_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_LBits23_16",
+ "location": {
+ "column": "9",
+ "line": "13209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_LBits23_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139628@macro@ETH_MACA2HR_MBC_LBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_LBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_LBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139752@macro@ETH_MACA2HR_MBC_LBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MBC_LBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MBC_LBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139876@macro@ETH_MACA2HR_MACA2H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MACA2H_Pos",
+ "location": {
+ "column": "9",
+ "line": "13212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MACA2H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1139957@macro@ETH_MACA2HR_MACA2H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MACA2H_Msk",
+ "location": {
+ "column": "9",
+ "line": "13213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MACA2H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140068@macro@ETH_MACA2HR_MACA2H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2HR_MACA2H",
+ "location": {
+ "column": "9",
+ "line": "13214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2HR_MACA2H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140235@macro@ETH_MACA2LR_MACA2L_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2LR_MACA2L_Pos",
+ "location": {
+ "column": "9",
+ "line": "13217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2LR_MACA2L_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140316@macro@ETH_MACA2LR_MACA2L_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2LR_MACA2L_Msk",
+ "location": {
+ "column": "9",
+ "line": "13218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2LR_MACA2L_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140431@macro@ETH_MACA2LR_MACA2L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA2LR_MACA2L",
+ "location": {
+ "column": "9",
+ "line": "13219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA2LR_MACA2L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140598@macro@ETH_MACA3HR_AE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_AE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_AE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140679@macro@ETH_MACA3HR_AE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_AE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_AE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140783@macro@ETH_MACA3HR_AE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_AE",
+ "location": {
+ "column": "9",
+ "line": "13224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_AE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140884@macro@ETH_MACA3HR_SA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_SA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_SA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1140965@macro@ETH_MACA3HR_SA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_SA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_SA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141069@macro@ETH_MACA3HR_SA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_SA",
+ "location": {
+ "column": "9",
+ "line": "13227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_SA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141170@macro@ETH_MACA3HR_MBC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141251@macro@ETH_MACA3HR_MBC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141357@macro@ETH_MACA3HR_MBC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC",
+ "location": {
+ "column": "9",
+ "line": "13230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141461@macro@ETH_MACA3HR_MBC_HBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_HBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_HBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141585@macro@ETH_MACA3HR_MBC_HBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_HBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_HBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141709@macro@ETH_MACA3HR_MBC_LBits31_24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_LBits31_24",
+ "location": {
+ "column": "9",
+ "line": "13233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_LBits31_24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141833@macro@ETH_MACA3HR_MBC_LBits23_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_LBits23_16",
+ "location": {
+ "column": "9",
+ "line": "13234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_LBits23_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1141957@macro@ETH_MACA3HR_MBC_LBits15_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_LBits15_8",
+ "location": {
+ "column": "9",
+ "line": "13235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_LBits15_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142081@macro@ETH_MACA3HR_MBC_LBits7_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MBC_LBits7_0",
+ "location": {
+ "column": "9",
+ "line": "13236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MBC_LBits7_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142205@macro@ETH_MACA3HR_MACA3H_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MACA3H_Pos",
+ "location": {
+ "column": "9",
+ "line": "13237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MACA3H_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142286@macro@ETH_MACA3HR_MACA3H_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MACA3H_Msk",
+ "location": {
+ "column": "9",
+ "line": "13238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MACA3H_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142397@macro@ETH_MACA3HR_MACA3H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3HR_MACA3H",
+ "location": {
+ "column": "9",
+ "line": "13239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3HR_MACA3H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142564@macro@ETH_MACA3LR_MACA3L_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3LR_MACA3L_Pos",
+ "location": {
+ "column": "9",
+ "line": "13242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3LR_MACA3L_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142645@macro@ETH_MACA3LR_MACA3L_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3LR_MACA3L_Msk",
+ "location": {
+ "column": "9",
+ "line": "13243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3LR_MACA3L_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1142760@macro@ETH_MACA3LR_MACA3L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MACA3LR_MACA3L",
+ "location": {
+ "column": "9",
+ "line": "13244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MACA3LR_MACA3L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143168@macro@ETH_MMCCR_MCFHP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCFHP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCFHP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143249@macro@ETH_MMCCR_MCFHP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCFHP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCFHP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143354@macro@ETH_MMCCR_MCFHP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCFHP",
+ "location": {
+ "column": "9",
+ "line": "13253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCFHP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143469@macro@ETH_MMCCR_MCP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143550@macro@ETH_MMCCR_MCP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143653@macro@ETH_MMCCR_MCP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCP",
+ "location": {
+ "column": "9",
+ "line": "13256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143768@macro@ETH_MMCCR_MCF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143849@macro@ETH_MMCCR_MCF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1143952@macro@ETH_MMCCR_MCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_MCF",
+ "location": {
+ "column": "9",
+ "line": "13259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_MCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144067@macro@ETH_MMCCR_ROR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_ROR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_ROR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144148@macro@ETH_MMCCR_ROR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_ROR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_ROR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144251@macro@ETH_MMCCR_ROR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_ROR",
+ "location": {
+ "column": "9",
+ "line": "13262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_ROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144366@macro@ETH_MMCCR_CSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144447@macro@ETH_MMCCR_CSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144550@macro@ETH_MMCCR_CSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CSR",
+ "location": {
+ "column": "9",
+ "line": "13265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144665@macro@ETH_MMCCR_CR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144746@macro@ETH_MMCCR_CR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1144848@macro@ETH_MMCCR_CR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR_CR",
+ "location": {
+ "column": "9",
+ "line": "13268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCCR_CR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145031@macro@ETH_MMCRIR_RGUFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RGUFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RGUFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145112@macro@ETH_MMCRIR_RGUFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RGUFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RGUFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145218@macro@ETH_MMCRIR_RGUFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RGUFS",
+ "location": {
+ "column": "9",
+ "line": "13273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RGUFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145375@macro@ETH_MMCRIR_RFAES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFAES_Pos",
+ "location": {
+ "column": "9",
+ "line": "13274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFAES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145456@macro@ETH_MMCRIR_RFAES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFAES_Msk",
+ "location": {
+ "column": "9",
+ "line": "13275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFAES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145562@macro@ETH_MMCRIR_RFAES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFAES",
+ "location": {
+ "column": "9",
+ "line": "13276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFAES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145715@macro@ETH_MMCRIR_RFCES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFCES_Pos",
+ "location": {
+ "column": "9",
+ "line": "13277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFCES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145796@macro@ETH_MMCRIR_RFCES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFCES_Msk",
+ "location": {
+ "column": "9",
+ "line": "13278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFCES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1145902@macro@ETH_MMCRIR_RFCES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR_RFCES",
+ "location": {
+ "column": "9",
+ "line": "13279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIR_RFCES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146118@macro@ETH_MMCTIR_TGFS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146199@macro@ETH_MMCTIR_TGFS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146304@macro@ETH_MMCTIR_TGFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFS",
+ "location": {
+ "column": "9",
+ "line": "13284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146458@macro@ETH_MMCTIR_TGFMSCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFMSCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFMSCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146539@macro@ETH_MMCTIR_TGFMSCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFMSCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFMSCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146647@macro@ETH_MMCTIR_TGFMSCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFMSCS",
+ "location": {
+ "column": "9",
+ "line": "13287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFMSCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146799@macro@ETH_MMCTIR_TGFSCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFSCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFSCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146880@macro@ETH_MMCTIR_TGFSCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFSCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFSCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1146987@macro@ETH_MMCTIR_TGFSCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR_TGFSCS",
+ "location": {
+ "column": "9",
+ "line": "13290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIR_TGFSCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147213@macro@ETH_MMCRIMR_RGUFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RGUFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RGUFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147294@macro@ETH_MMCRIMR_RGUFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RGUFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RGUFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147401@macro@ETH_MMCRIMR_RGUFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RGUFM",
+ "location": {
+ "column": "9",
+ "line": "13295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RGUFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147573@macro@ETH_MMCRIMR_RFAEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFAEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFAEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147654@macro@ETH_MMCRIMR_RFAEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFAEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFAEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147761@macro@ETH_MMCRIMR_RFAEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFAEM",
+ "location": {
+ "column": "9",
+ "line": "13298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFAEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1147934@macro@ETH_MMCRIMR_RFCEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFCEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFCEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148015@macro@ETH_MMCRIMR_RFCEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFCEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFCEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148122@macro@ETH_MMCRIMR_RFCEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR_RFCEM",
+ "location": {
+ "column": "9",
+ "line": "13301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRIMR_RFCEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148358@macro@ETH_MMCTIMR_TGFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148439@macro@ETH_MMCTIMR_TGFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148545@macro@ETH_MMCTIMR_TGFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFM",
+ "location": {
+ "column": "9",
+ "line": "13306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148714@macro@ETH_MMCTIMR_TGFMSCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFMSCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFMSCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148795@macro@ETH_MMCTIMR_TGFMSCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFMSCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFMSCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1148904@macro@ETH_MMCTIMR_TGFMSCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFMSCM",
+ "location": {
+ "column": "9",
+ "line": "13309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFMSCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149071@macro@ETH_MMCTIMR_TGFSCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFSCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFSCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149152@macro@ETH_MMCTIMR_TGFSCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFSCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFSCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149260@macro@ETH_MMCTIMR_TGFSCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR_TGFSCM",
+ "location": {
+ "column": "9",
+ "line": "13312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTIMR_TGFSCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149533@macro@ETH_MMCTGFSCCR_TGFSCC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFSCCR_TGFSCC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFSCCR_TGFSCC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149614@macro@ETH_MMCTGFSCCR_TGFSCC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFSCCR_TGFSCC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFSCCR_TGFSCC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1149732@macro@ETH_MMCTGFSCCR_TGFSCC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFSCCR_TGFSCC",
+ "location": {
+ "column": "9",
+ "line": "13317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFSCCR_TGFSCC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150024@macro@ETH_MMCTGFMSCCR_TGFMSCC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFMSCCR_TGFMSCC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFMSCCR_TGFMSCC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150105@macro@ETH_MMCTGFMSCCR_TGFMSCC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFMSCCR_TGFMSCC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFMSCCR_TGFMSCC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150225@macro@ETH_MMCTGFMSCCR_TGFMSCC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFMSCCR_TGFMSCC",
+ "location": {
+ "column": "9",
+ "line": "13322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFMSCCR_TGFMSCC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150494@macro@ETH_MMCTGFCR_TGFC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFCR_TGFC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFCR_TGFC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150575@macro@ETH_MMCTGFCR_TGFC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFCR_TGFC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFCR_TGFC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150689@macro@ETH_MMCTGFCR_TGFC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFCR_TGFC",
+ "location": {
+ "column": "9",
+ "line": "13327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCTGFCR_TGFC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150899@macro@ETH_MMCRFCECR_RFCEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFCECR_RFCEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFCECR_RFCEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1150980@macro@ETH_MMCRFCECR_RFCEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFCECR_RFCEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFCECR_RFCEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151096@macro@ETH_MMCRFCECR_RFCEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFCECR_RFCEC",
+ "location": {
+ "column": "9",
+ "line": "13332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFCECR_RFCEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151320@macro@ETH_MMCRFAECR_RFAEC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFAECR_RFAEC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFAECR_RFAEC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151401@macro@ETH_MMCRFAECR_RFAEC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFAECR_RFAEC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFAECR_RFAEC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151517@macro@ETH_MMCRFAECR_RFAEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFAECR_RFAEC",
+ "location": {
+ "column": "9",
+ "line": "13337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRFAECR_RFAEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151747@macro@ETH_MMCRGUFCR_RGUFC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRGUFCR_RGUFC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRGUFCR_RGUFC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151828@macro@ETH_MMCRGUFCR_RGUFC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRGUFCR_RGUFC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRGUFCR_RGUFC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1151944@macro@ETH_MMCRGUFCR_RGUFC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRGUFCR_RGUFC",
+ "location": {
+ "column": "9",
+ "line": "13342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_MMCRGUFCR_RGUFC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152386@macro@ETH_PTPTSCR_TSCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "13349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152467@macro@ETH_PTPTSCR_TSCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "13350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152574@macro@ETH_PTPTSCR_TSCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSCNT",
+ "location": {
+ "column": "9",
+ "line": "13351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152687@macro@ETH_PTPTSSR_TSSMRME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSMRME_Pos",
+ "location": {
+ "column": "9",
+ "line": "13352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSMRME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152768@macro@ETH_PTPTSSR_TSSMRME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSMRME_Msk",
+ "location": {
+ "column": "9",
+ "line": "13353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSMRME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1152877@macro@ETH_PTPTSSR_TSSMRME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSMRME",
+ "location": {
+ "column": "9",
+ "line": "13354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSMRME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153021@macro@ETH_PTPTSSR_TSSEME_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSEME_Pos",
+ "location": {
+ "column": "9",
+ "line": "13355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSEME_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153102@macro@ETH_PTPTSSR_TSSEME_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSEME_Msk",
+ "location": {
+ "column": "9",
+ "line": "13356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSEME_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153210@macro@ETH_PTPTSSR_TSSEME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSEME",
+ "location": {
+ "column": "9",
+ "line": "13357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSEME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153341@macro@ETH_PTPTSSR_TSSIPV4FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV4FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV4FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153422@macro@ETH_PTPTSSR_TSSIPV4FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV4FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV4FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153533@macro@ETH_PTPTSSR_TSSIPV4FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV4FE",
+ "location": {
+ "column": "9",
+ "line": "13360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV4FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153663@macro@ETH_PTPTSSR_TSSIPV6FE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV6FE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV6FE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153744@macro@ETH_PTPTSSR_TSSIPV6FE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV6FE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV6FE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153855@macro@ETH_PTPTSSR_TSSIPV6FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSIPV6FE",
+ "location": {
+ "column": "9",
+ "line": "13363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSIPV6FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1153985@macro@ETH_PTPTSSR_TSSPTPOEFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSPTPOEFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSPTPOEFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154066@macro@ETH_PTPTSSR_TSSPTPOEFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSPTPOEFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSPTPOEFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154178@macro@ETH_PTPTSSR_TSSPTPOEFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSPTPOEFE",
+ "location": {
+ "column": "9",
+ "line": "13366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSPTPOEFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154322@macro@ETH_PTPTSSR_TSPTPPSV2E_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSPTPPSV2E_Pos",
+ "location": {
+ "column": "9",
+ "line": "13367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSPTPPSV2E_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154403@macro@ETH_PTPTSSR_TSPTPPSV2E_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSPTPPSV2E_Msk",
+ "location": {
+ "column": "9",
+ "line": "13368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSPTPPSV2E_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154515@macro@ETH_PTPTSSR_TSPTPPSV2E",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSPTPPSV2E",
+ "location": {
+ "column": "9",
+ "line": "13369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSPTPPSV2E",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154661@macro@ETH_PTPTSSR_TSSSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154742@macro@ETH_PTPTSSR_TSSSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154849@macro@ETH_PTPTSSR_TSSSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSSR",
+ "location": {
+ "column": "9",
+ "line": "13372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1154967@macro@ETH_PTPTSSR_TSSARFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSARFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSARFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155048@macro@ETH_PTPTSSR_TSSARFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSARFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSARFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155157@macro@ETH_PTPTSSR_TSSARFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSARFE",
+ "location": {
+ "column": "9",
+ "line": "13375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSARFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155296@macro@ETH_PTPTSCR_TSARU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSARU_Pos",
+ "location": {
+ "column": "9",
+ "line": "13377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSARU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155377@macro@ETH_PTPTSCR_TSARU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSARU_Msk",
+ "location": {
+ "column": "9",
+ "line": "13378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSARU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155484@macro@ETH_PTPTSCR_TSARU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSARU",
+ "location": {
+ "column": "9",
+ "line": "13379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSARU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155593@macro@ETH_PTPTSCR_TSITE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSITE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSITE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155674@macro@ETH_PTPTSCR_TSITE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSITE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSITE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155781@macro@ETH_PTPTSCR_TSITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSITE",
+ "location": {
+ "column": "9",
+ "line": "13382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155903@macro@ETH_PTPTSCR_TSSTU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTU_Pos",
+ "location": {
+ "column": "9",
+ "line": "13383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1155984@macro@ETH_PTPTSCR_TSSTU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTU_Msk",
+ "location": {
+ "column": "9",
+ "line": "13384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156091@macro@ETH_PTPTSCR_TSSTU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTU",
+ "location": {
+ "column": "9",
+ "line": "13385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156195@macro@ETH_PTPTSCR_TSSTI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTI_Pos",
+ "location": {
+ "column": "9",
+ "line": "13386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156276@macro@ETH_PTPTSCR_TSSTI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTI_Msk",
+ "location": {
+ "column": "9",
+ "line": "13387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156383@macro@ETH_PTPTSCR_TSSTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSSTI",
+ "location": {
+ "column": "9",
+ "line": "13388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSSTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156491@macro@ETH_PTPTSCR_TSFCU_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSFCU_Pos",
+ "location": {
+ "column": "9",
+ "line": "13389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSFCU_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156572@macro@ETH_PTPTSCR_TSFCU_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSFCU_Msk",
+ "location": {
+ "column": "9",
+ "line": "13390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSFCU_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156679@macro@ETH_PTPTSCR_TSFCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSFCU",
+ "location": {
+ "column": "9",
+ "line": "13391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSFCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156798@macro@ETH_PTPTSCR_TSE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156879@macro@ETH_PTPTSCR_TSE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1156984@macro@ETH_PTPTSCR_TSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSCR_TSE",
+ "location": {
+ "column": "9",
+ "line": "13394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSCR_TSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157159@macro@ETH_PTPSSIR_STSSI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPSSIR_STSSI_Pos",
+ "location": {
+ "column": "9",
+ "line": "13397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPSSIR_STSSI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157240@macro@ETH_PTPSSIR_STSSI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPSSIR_STSSI_Msk",
+ "location": {
+ "column": "9",
+ "line": "13398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPSSIR_STSSI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157348@macro@ETH_PTPSSIR_STSSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPSSIR_STSSI",
+ "location": {
+ "column": "9",
+ "line": "13399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPSSIR_STSSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157539@macro@ETH_PTPTSHR_STS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHR_STS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHR_STS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157620@macro@ETH_PTPTSHR_STS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHR_STS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHR_STS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157732@macro@ETH_PTPTSHR_STS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHR_STS",
+ "location": {
+ "column": "9",
+ "line": "13404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHR_STS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157902@macro@ETH_PTPTSLR_STPNS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STPNS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STPNS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1157983@macro@ETH_PTPTSLR_STPNS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STPNS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STPNS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158090@macro@ETH_PTPTSLR_STPNS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STPNS",
+ "location": {
+ "column": "9",
+ "line": "13409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STPNS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158214@macro@ETH_PTPTSLR_STSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158295@macro@ETH_PTPTSLR_STSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158408@macro@ETH_PTPTSLR_STSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLR_STSS",
+ "location": {
+ "column": "9",
+ "line": "13412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLR_STSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158591@macro@ETH_PTPTSHUR_TSUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHUR_TSUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHUR_TSUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158672@macro@ETH_PTPTSHUR_TSUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHUR_TSUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHUR_TSUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158786@macro@ETH_PTPTSHUR_TSUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSHUR_TSUS",
+ "location": {
+ "column": "9",
+ "line": "13417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSHUR_TSUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1158970@macro@ETH_PTPTSLUR_TSUPNS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUPNS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUPNS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159051@macro@ETH_PTPTSLUR_TSUPNS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUPNS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUPNS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159160@macro@ETH_PTPTSLUR_TSUPNS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUPNS",
+ "location": {
+ "column": "9",
+ "line": "13422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUPNS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159290@macro@ETH_PTPTSLUR_TSUSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159371@macro@ETH_PTPTSLUR_TSUSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159486@macro@ETH_PTPTSLUR_TSUSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSLUR_TSUSS",
+ "location": {
+ "column": "9",
+ "line": "13425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSLUR_TSUSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159670@macro@ETH_PTPTSAR_TSA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSAR_TSA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSAR_TSA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159751@macro@ETH_PTPTSAR_TSA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSAR_TSA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSAR_TSA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1159863@macro@ETH_PTPTSAR_TSA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSAR_TSA",
+ "location": {
+ "column": "9",
+ "line": "13430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSAR_TSA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160034@macro@ETH_PTPTTHR_TTSH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTHR_TTSH_Pos",
+ "location": {
+ "column": "9",
+ "line": "13433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTHR_TTSH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160115@macro@ETH_PTPTTHR_TTSH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTHR_TTSH_Msk",
+ "location": {
+ "column": "9",
+ "line": "13434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTHR_TTSH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160228@macro@ETH_PTPTTHR_TTSH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTHR_TTSH",
+ "location": {
+ "column": "9",
+ "line": "13435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTHR_TTSH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160403@macro@ETH_PTPTTLR_TTSL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTLR_TTSL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTLR_TTSL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160484@macro@ETH_PTPTTLR_TTSL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTLR_TTSL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTLR_TTSL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160597@macro@ETH_PTPTTLR_TTSL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTTLR_TTSL",
+ "location": {
+ "column": "9",
+ "line": "13440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTTLR_TTSL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160773@macro@ETH_PTPTSSR_TSTTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSTTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSTTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160854@macro@ETH_PTPTSSR_TSTTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSTTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSTTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1160961@macro@ETH_PTPTSSR_TSTTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSTTR",
+ "location": {
+ "column": "9",
+ "line": "13445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSTTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161078@macro@ETH_PTPTSSR_TSSO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSO_Pos",
+ "location": {
+ "column": "9",
+ "line": "13446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161159@macro@ETH_PTPTSSR_TSSO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSO_Msk",
+ "location": {
+ "column": "9",
+ "line": "13447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161265@macro@ETH_PTPTSSR_TSSO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PTPTSSR_TSSO",
+ "location": {
+ "column": "9",
+ "line": "13448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_PTPTSSR_TSSO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161686@macro@ETH_DMABMR_AAB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_AAB_Pos",
+ "location": {
+ "column": "9",
+ "line": "13455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_AAB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161767@macro@ETH_DMABMR_AAB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_AAB_Msk",
+ "location": {
+ "column": "9",
+ "line": "13456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_AAB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161871@macro@ETH_DMABMR_AAB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_AAB",
+ "location": {
+ "column": "9",
+ "line": "13457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_AAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1161979@macro@ETH_DMABMR_FPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162060@macro@ETH_DMABMR_FPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162164@macro@ETH_DMABMR_FPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FPM",
+ "location": {
+ "column": "9",
+ "line": "13460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162261@macro@ETH_DMABMR_USP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_USP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_USP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162342@macro@ETH_DMABMR_USP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_USP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_USP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162446@macro@ETH_DMABMR_USP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_USP",
+ "location": {
+ "column": "9",
+ "line": "13463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_USP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162549@macro@ETH_DMABMR_RDP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162630@macro@ETH_DMABMR_RDP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162735@macro@ETH_DMABMR_RDP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP",
+ "location": {
+ "column": "9",
+ "line": "13466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162831@macro@ETH_DMABMR_RDP_1Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_1Beat",
+ "location": {
+ "column": "9",
+ "line": "13467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_1Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1162989@macro@ETH_DMABMR_RDP_2Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_2Beat",
+ "location": {
+ "column": "9",
+ "line": "13468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_2Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163147@macro@ETH_DMABMR_RDP_4Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4Beat",
+ "location": {
+ "column": "9",
+ "line": "13469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163305@macro@ETH_DMABMR_RDP_8Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_8Beat",
+ "location": {
+ "column": "9",
+ "line": "13470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_8Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163463@macro@ETH_DMABMR_RDP_16Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_16Beat",
+ "location": {
+ "column": "9",
+ "line": "13471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_16Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163622@macro@ETH_DMABMR_RDP_32Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_32Beat",
+ "location": {
+ "column": "9",
+ "line": "13472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_32Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163797@macro@ETH_DMABMR_RDP_4xPBL_4Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_4Beat",
+ "location": {
+ "column": "9",
+ "line": "13473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_4Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1163955@macro@ETH_DMABMR_RDP_4xPBL_8Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_8Beat",
+ "location": {
+ "column": "9",
+ "line": "13474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_8Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164113@macro@ETH_DMABMR_RDP_4xPBL_16Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_16Beat",
+ "location": {
+ "column": "9",
+ "line": "13475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_16Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164272@macro@ETH_DMABMR_RDP_4xPBL_32Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_32Beat",
+ "location": {
+ "column": "9",
+ "line": "13476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_32Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164431@macro@ETH_DMABMR_RDP_4xPBL_64Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_64Beat",
+ "location": {
+ "column": "9",
+ "line": "13477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_64Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164590@macro@ETH_DMABMR_RDP_4xPBL_128Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RDP_4xPBL_128Beat",
+ "location": {
+ "column": "9",
+ "line": "13478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RDP_4xPBL_128Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164752@macro@ETH_DMABMR_FB_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FB_Pos",
+ "location": {
+ "column": "9",
+ "line": "13479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FB_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164833@macro@ETH_DMABMR_FB_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FB_Msk",
+ "location": {
+ "column": "9",
+ "line": "13480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FB_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1164936@macro@ETH_DMABMR_FB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_FB",
+ "location": {
+ "column": "9",
+ "line": "13481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_FB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165034@macro@ETH_DMABMR_RTPR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165115@macro@ETH_DMABMR_RTPR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165220@macro@ETH_DMABMR_RTPR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR",
+ "location": {
+ "column": "9",
+ "line": "13484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165327@macro@ETH_DMABMR_RTPR_1_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_1_1",
+ "location": {
+ "column": "9",
+ "line": "13485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_1_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165434@macro@ETH_DMABMR_RTPR_2_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_2_1",
+ "location": {
+ "column": "9",
+ "line": "13486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_2_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165541@macro@ETH_DMABMR_RTPR_3_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_3_1",
+ "location": {
+ "column": "9",
+ "line": "13487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_3_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165648@macro@ETH_DMABMR_RTPR_4_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_RTPR_4_1",
+ "location": {
+ "column": "9",
+ "line": "13488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_RTPR_4_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165757@macro@ETH_DMABMR_PBL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165838@macro@ETH_DMABMR_PBL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1165943@macro@ETH_DMABMR_PBL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL",
+ "location": {
+ "column": "9",
+ "line": "13491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166055@macro@ETH_DMABMR_PBL_1Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_1Beat",
+ "location": {
+ "column": "9",
+ "line": "13492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_1Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166223@macro@ETH_DMABMR_PBL_2Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_2Beat",
+ "location": {
+ "column": "9",
+ "line": "13493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_2Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166391@macro@ETH_DMABMR_PBL_4Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4Beat",
+ "location": {
+ "column": "9",
+ "line": "13494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166559@macro@ETH_DMABMR_PBL_8Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_8Beat",
+ "location": {
+ "column": "9",
+ "line": "13495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_8Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166727@macro@ETH_DMABMR_PBL_16Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_16Beat",
+ "location": {
+ "column": "9",
+ "line": "13496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_16Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1166896@macro@ETH_DMABMR_PBL_32Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_32Beat",
+ "location": {
+ "column": "9",
+ "line": "13497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_32Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167081@macro@ETH_DMABMR_PBL_4xPBL_4Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_4Beat",
+ "location": {
+ "column": "9",
+ "line": "13498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_4Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167249@macro@ETH_DMABMR_PBL_4xPBL_8Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_8Beat",
+ "location": {
+ "column": "9",
+ "line": "13499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_8Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167417@macro@ETH_DMABMR_PBL_4xPBL_16Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_16Beat",
+ "location": {
+ "column": "9",
+ "line": "13500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_16Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167586@macro@ETH_DMABMR_PBL_4xPBL_32Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_32Beat",
+ "location": {
+ "column": "9",
+ "line": "13501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_32Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167755@macro@ETH_DMABMR_PBL_4xPBL_64Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_64Beat",
+ "location": {
+ "column": "9",
+ "line": "13502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_64Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1167924@macro@ETH_DMABMR_PBL_4xPBL_128Beat",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_PBL_4xPBL_128Beat",
+ "location": {
+ "column": "9",
+ "line": "13503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_PBL_4xPBL_128Beat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168094@macro@ETH_DMABMR_EDE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_EDE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_EDE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168175@macro@ETH_DMABMR_EDE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_EDE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_EDE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168279@macro@ETH_DMABMR_EDE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_EDE",
+ "location": {
+ "column": "9",
+ "line": "13506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_EDE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168392@macro@ETH_DMABMR_DSL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DSL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DSL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168473@macro@ETH_DMABMR_DSL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DSL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DSL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168578@macro@ETH_DMABMR_DSL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DSL",
+ "location": {
+ "column": "9",
+ "line": "13509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DSL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168687@macro@ETH_DMABMR_DA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168768@macro@ETH_DMABMR_DA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168871@macro@ETH_DMABMR_DA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_DA",
+ "location": {
+ "column": "9",
+ "line": "13512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_DA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1168980@macro@ETH_DMABMR_SR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_SR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_SR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169061@macro@ETH_DMABMR_SR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_SR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_SR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169164@macro@ETH_DMABMR_SR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMABMR_SR",
+ "location": {
+ "column": "9",
+ "line": "13515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMABMR_SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169336@macro@ETH_DMATPDR_TPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATPDR_TPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATPDR_TPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169417@macro@ETH_DMATPDR_TPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATPDR_TPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATPDR_TPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169529@macro@ETH_DMATPDR_TPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATPDR_TPD",
+ "location": {
+ "column": "9",
+ "line": "13520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATPDR_TPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169706@macro@ETH_DMARPDR_RPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARPDR_RPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARPDR_RPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169787@macro@ETH_DMARPDR_RPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARPDR_RPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARPDR_RPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1169899@macro@ETH_DMARPDR_RPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARPDR_RPD",
+ "location": {
+ "column": "9",
+ "line": "13525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARPDR_RPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170088@macro@ETH_DMARDLAR_SRL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARDLAR_SRL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARDLAR_SRL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170169@macro@ETH_DMARDLAR_SRL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARDLAR_SRL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARDLAR_SRL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170282@macro@ETH_DMARDLAR_SRL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMARDLAR_SRL",
+ "location": {
+ "column": "9",
+ "line": "13530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMARDLAR_SRL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170473@macro@ETH_DMATDLAR_STL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATDLAR_STL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATDLAR_STL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170554@macro@ETH_DMATDLAR_STL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATDLAR_STL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATDLAR_STL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170667@macro@ETH_DMATDLAR_STL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMATDLAR_STL",
+ "location": {
+ "column": "9",
+ "line": "13535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMATDLAR_STL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170833@macro@ETH_DMASR_TSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1170914@macro@ETH_DMASR_TSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171018@macro@ETH_DMASR_TSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TSTS",
+ "location": {
+ "column": "9",
+ "line": "13540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171130@macro@ETH_DMASR_PMTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_PMTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_PMTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171211@macro@ETH_DMASR_PMTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_PMTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_PMTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171315@macro@ETH_DMASR_PMTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_PMTS",
+ "location": {
+ "column": "9",
+ "line": "13543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_PMTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171412@macro@ETH_DMASR_MMCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_MMCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_MMCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171493@macro@ETH_DMASR_MMCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_MMCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_MMCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171597@macro@ETH_DMASR_MMCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_MMCS",
+ "location": {
+ "column": "9",
+ "line": "13546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_MMCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171694@macro@ETH_DMASR_EBS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171775@macro@ETH_DMASR_EBS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1171878@macro@ETH_DMASR_EBS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS",
+ "location": {
+ "column": "9",
+ "line": "13549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172044@macro@ETH_DMASR_EBS_DescAccess_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DescAccess_Pos",
+ "location": {
+ "column": "9",
+ "line": "13551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DescAccess_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172125@macro@ETH_DMASR_EBS_DescAccess_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DescAccess_Msk",
+ "location": {
+ "column": "9",
+ "line": "13552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DescAccess_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172239@macro@ETH_DMASR_EBS_DescAccess",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DescAccess",
+ "location": {
+ "column": "9",
+ "line": "13553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DescAccess",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172370@macro@ETH_DMASR_EBS_ReadTransf_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_ReadTransf_Pos",
+ "location": {
+ "column": "9",
+ "line": "13554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_ReadTransf_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172451@macro@ETH_DMASR_EBS_ReadTransf_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_ReadTransf_Msk",
+ "location": {
+ "column": "9",
+ "line": "13555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_ReadTransf_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172565@macro@ETH_DMASR_EBS_ReadTransf",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_ReadTransf",
+ "location": {
+ "column": "9",
+ "line": "13556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_ReadTransf",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172696@macro@ETH_DMASR_EBS_DataTransfTx_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DataTransfTx_Pos",
+ "location": {
+ "column": "9",
+ "line": "13557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DataTransfTx_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172777@macro@ETH_DMASR_EBS_DataTransfTx_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DataTransfTx_Msk",
+ "location": {
+ "column": "9",
+ "line": "13558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DataTransfTx_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1172893@macro@ETH_DMASR_EBS_DataTransfTx",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_EBS_DataTransfTx",
+ "location": {
+ "column": "9",
+ "line": "13559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_EBS_DataTransfTx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173015@macro@ETH_DMASR_TPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173096@macro@ETH_DMASR_TPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173199@macro@ETH_DMASR_TPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS",
+ "location": {
+ "column": "9",
+ "line": "13562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173308@macro@ETH_DMASR_TPS_Stopped",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Stopped",
+ "location": {
+ "column": "9",
+ "line": "13563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Stopped",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173437@macro@ETH_DMASR_TPS_Fetching_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Fetching_Pos",
+ "location": {
+ "column": "9",
+ "line": "13564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Fetching_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173518@macro@ETH_DMASR_TPS_Fetching_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Fetching_Msk",
+ "location": {
+ "column": "9",
+ "line": "13565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Fetching_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173630@macro@ETH_DMASR_TPS_Fetching",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Fetching",
+ "location": {
+ "column": "9",
+ "line": "13566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Fetching",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173755@macro@ETH_DMASR_TPS_Waiting_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Waiting_Pos",
+ "location": {
+ "column": "9",
+ "line": "13567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Waiting_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173836@macro@ETH_DMASR_TPS_Waiting_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Waiting_Msk",
+ "location": {
+ "column": "9",
+ "line": "13568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Waiting_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1173947@macro@ETH_DMASR_TPS_Waiting",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Waiting",
+ "location": {
+ "column": "9",
+ "line": "13569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Waiting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174063@macro@ETH_DMASR_TPS_Reading_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Reading_Pos",
+ "location": {
+ "column": "9",
+ "line": "13570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Reading_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174144@macro@ETH_DMASR_TPS_Reading_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Reading_Msk",
+ "location": {
+ "column": "9",
+ "line": "13571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Reading_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174255@macro@ETH_DMASR_TPS_Reading",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Reading",
+ "location": {
+ "column": "9",
+ "line": "13572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Reading",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174386@macro@ETH_DMASR_TPS_Suspended_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Suspended_Pos",
+ "location": {
+ "column": "9",
+ "line": "13573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Suspended_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174467@macro@ETH_DMASR_TPS_Suspended_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Suspended_Msk",
+ "location": {
+ "column": "9",
+ "line": "13574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Suspended_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174580@macro@ETH_DMASR_TPS_Suspended",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Suspended",
+ "location": {
+ "column": "9",
+ "line": "13575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Suspended",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174707@macro@ETH_DMASR_TPS_Closing_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Closing_Pos",
+ "location": {
+ "column": "9",
+ "line": "13576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Closing_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174788@macro@ETH_DMASR_TPS_Closing_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Closing_Msk",
+ "location": {
+ "column": "9",
+ "line": "13577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Closing_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1174899@macro@ETH_DMASR_TPS_Closing",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPS_Closing",
+ "location": {
+ "column": "9",
+ "line": "13578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPS_Closing",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175018@macro@ETH_DMASR_RPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175099@macro@ETH_DMASR_RPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175202@macro@ETH_DMASR_RPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS",
+ "location": {
+ "column": "9",
+ "line": "13581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175310@macro@ETH_DMASR_RPS_Stopped",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Stopped",
+ "location": {
+ "column": "9",
+ "line": "13582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Stopped",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175438@macro@ETH_DMASR_RPS_Fetching_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Fetching_Pos",
+ "location": {
+ "column": "9",
+ "line": "13583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Fetching_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175519@macro@ETH_DMASR_RPS_Fetching_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Fetching_Msk",
+ "location": {
+ "column": "9",
+ "line": "13584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Fetching_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175631@macro@ETH_DMASR_RPS_Fetching",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Fetching",
+ "location": {
+ "column": "9",
+ "line": "13585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Fetching",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175756@macro@ETH_DMASR_RPS_Waiting_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Waiting_Pos",
+ "location": {
+ "column": "9",
+ "line": "13586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Waiting_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175837@macro@ETH_DMASR_RPS_Waiting_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Waiting_Msk",
+ "location": {
+ "column": "9",
+ "line": "13587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Waiting_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1175948@macro@ETH_DMASR_RPS_Waiting",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Waiting",
+ "location": {
+ "column": "9",
+ "line": "13588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Waiting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176064@macro@ETH_DMASR_RPS_Suspended_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Suspended_Pos",
+ "location": {
+ "column": "9",
+ "line": "13589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Suspended_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176145@macro@ETH_DMASR_RPS_Suspended_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Suspended_Msk",
+ "location": {
+ "column": "9",
+ "line": "13590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Suspended_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176258@macro@ETH_DMASR_RPS_Suspended",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Suspended",
+ "location": {
+ "column": "9",
+ "line": "13591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Suspended",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176385@macro@ETH_DMASR_RPS_Closing_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Closing_Pos",
+ "location": {
+ "column": "9",
+ "line": "13592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Closing_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176466@macro@ETH_DMASR_RPS_Closing_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Closing_Msk",
+ "location": {
+ "column": "9",
+ "line": "13593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Closing_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176577@macro@ETH_DMASR_RPS_Closing",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Closing",
+ "location": {
+ "column": "9",
+ "line": "13594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Closing",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176693@macro@ETH_DMASR_RPS_Queuing_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Queuing_Pos",
+ "location": {
+ "column": "9",
+ "line": "13595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Queuing_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176774@macro@ETH_DMASR_RPS_Queuing_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Queuing_Msk",
+ "location": {
+ "column": "9",
+ "line": "13596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Queuing_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1176885@macro@ETH_DMASR_RPS_Queuing",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPS_Queuing",
+ "location": {
+ "column": "9",
+ "line": "13597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPS_Queuing",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177025@macro@ETH_DMASR_NIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_NIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_NIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177106@macro@ETH_DMASR_NIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_NIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_NIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177209@macro@ETH_DMASR_NIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_NIS",
+ "location": {
+ "column": "9",
+ "line": "13600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_NIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177320@macro@ETH_DMASR_AIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_AIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_AIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177401@macro@ETH_DMASR_AIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_AIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_AIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177504@macro@ETH_DMASR_AIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_AIS",
+ "location": {
+ "column": "9",
+ "line": "13603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_AIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177617@macro@ETH_DMASR_ERS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ERS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ERS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177698@macro@ETH_DMASR_ERS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ERS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ERS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177801@macro@ETH_DMASR_ERS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ERS",
+ "location": {
+ "column": "9",
+ "line": "13606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ERS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177908@macro@ETH_DMASR_FBES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_FBES_Pos",
+ "location": {
+ "column": "9",
+ "line": "13607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_FBES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1177989@macro@ETH_DMASR_FBES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_FBES_Msk",
+ "location": {
+ "column": "9",
+ "line": "13608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_FBES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178093@macro@ETH_DMASR_FBES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_FBES",
+ "location": {
+ "column": "9",
+ "line": "13609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_FBES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178202@macro@ETH_DMASR_ETS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ETS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ETS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178283@macro@ETH_DMASR_ETS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ETS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ETS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178386@macro@ETH_DMASR_ETS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ETS",
+ "location": {
+ "column": "9",
+ "line": "13612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ETS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178494@macro@ETH_DMASR_RWTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RWTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RWTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178575@macro@ETH_DMASR_RWTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RWTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RWTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178679@macro@ETH_DMASR_RWTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RWTS",
+ "location": {
+ "column": "9",
+ "line": "13615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RWTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178797@macro@ETH_DMASR_RPSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178878@macro@ETH_DMASR_RPSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1178982@macro@ETH_DMASR_RPSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RPSS",
+ "location": {
+ "column": "9",
+ "line": "13618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RPSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179099@macro@ETH_DMASR_RBUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RBUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RBUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179180@macro@ETH_DMASR_RBUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RBUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RBUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179284@macro@ETH_DMASR_RBUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RBUS",
+ "location": {
+ "column": "9",
+ "line": "13621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RBUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179404@macro@ETH_DMASR_RS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179485@macro@ETH_DMASR_RS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179587@macro@ETH_DMASR_RS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_RS",
+ "location": {
+ "column": "9",
+ "line": "13624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_RS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179688@macro@ETH_DMASR_TUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179769@macro@ETH_DMASR_TUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179872@macro@ETH_DMASR_TUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TUS",
+ "location": {
+ "column": "9",
+ "line": "13627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1179984@macro@ETH_DMASR_ROS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ROS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ROS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180065@macro@ETH_DMASR_ROS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ROS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ROS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180168@macro@ETH_DMASR_ROS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_ROS",
+ "location": {
+ "column": "9",
+ "line": "13630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_ROS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180278@macro@ETH_DMASR_TJTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TJTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TJTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180359@macro@ETH_DMASR_TJTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TJTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TJTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180463@macro@ETH_DMASR_TJTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TJTS",
+ "location": {
+ "column": "9",
+ "line": "13633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TJTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180580@macro@ETH_DMASR_TBUS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TBUS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TBUS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180661@macro@ETH_DMASR_TBUS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TBUS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TBUS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180765@macro@ETH_DMASR_TBUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TBUS",
+ "location": {
+ "column": "9",
+ "line": "13636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TBUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180886@macro@ETH_DMASR_TPSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1180967@macro@ETH_DMASR_TPSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181071@macro@ETH_DMASR_TPSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TPSS",
+ "location": {
+ "column": "9",
+ "line": "13639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TPSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181189@macro@ETH_DMASR_TS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181270@macro@ETH_DMASR_TS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181372@macro@ETH_DMASR_TS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMASR_TS",
+ "location": {
+ "column": "9",
+ "line": "13642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMASR_TS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181539@macro@ETH_DMAOMR_DTCEFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DTCEFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DTCEFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181620@macro@ETH_DMAOMR_DTCEFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DTCEFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DTCEFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181727@macro@ETH_DMAOMR_DTCEFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DTCEFD",
+ "location": {
+ "column": "9",
+ "line": "13647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DTCEFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181862@macro@ETH_DMAOMR_RSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1181943@macro@ETH_DMAOMR_RSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182047@macro@ETH_DMAOMR_RSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RSF",
+ "location": {
+ "column": "9",
+ "line": "13650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182159@macro@ETH_DMAOMR_DFRF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DFRF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DFRF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182240@macro@ETH_DMAOMR_DFRF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DFRF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DFRF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182345@macro@ETH_DMAOMR_DFRF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_DFRF",
+ "location": {
+ "column": "9",
+ "line": "13653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_DFRF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182467@macro@ETH_DMAOMR_TSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182548@macro@ETH_DMAOMR_TSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182652@macro@ETH_DMAOMR_TSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TSF",
+ "location": {
+ "column": "9",
+ "line": "13656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182765@macro@ETH_DMAOMR_FTF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FTF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FTF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182846@macro@ETH_DMAOMR_FTF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FTF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FTF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1182950@macro@ETH_DMAOMR_FTF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FTF",
+ "location": {
+ "column": "9",
+ "line": "13659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FTF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183056@macro@ETH_DMAOMR_TTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183137@macro@ETH_DMAOMR_TTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183241@macro@ETH_DMAOMR_TTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC",
+ "location": {
+ "column": "9",
+ "line": "13662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183354@macro@ETH_DMAOMR_TTC_64Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_64Bytes",
+ "location": {
+ "column": "9",
+ "line": "13663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_64Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183493@macro@ETH_DMAOMR_TTC_128Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_128Bytes",
+ "location": {
+ "column": "9",
+ "line": "13664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_128Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183633@macro@ETH_DMAOMR_TTC_192Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_192Bytes",
+ "location": {
+ "column": "9",
+ "line": "13665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_192Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183773@macro@ETH_DMAOMR_TTC_256Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_256Bytes",
+ "location": {
+ "column": "9",
+ "line": "13666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_256Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1183913@macro@ETH_DMAOMR_TTC_40Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_40Bytes",
+ "location": {
+ "column": "9",
+ "line": "13667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_40Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184052@macro@ETH_DMAOMR_TTC_32Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_32Bytes",
+ "location": {
+ "column": "9",
+ "line": "13668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_32Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184191@macro@ETH_DMAOMR_TTC_24Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_24Bytes",
+ "location": {
+ "column": "9",
+ "line": "13669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_24Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184330@macro@ETH_DMAOMR_TTC_16Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_TTC_16Bytes",
+ "location": {
+ "column": "9",
+ "line": "13670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_TTC_16Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184469@macro@ETH_DMAOMR_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "13671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184550@macro@ETH_DMAOMR_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "13672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184653@macro@ETH_DMAOMR_ST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_ST",
+ "location": {
+ "column": "9",
+ "line": "13673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_ST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184771@macro@ETH_DMAOMR_FEF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FEF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FEF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184852@macro@ETH_DMAOMR_FEF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FEF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FEF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1184956@macro@ETH_DMAOMR_FEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FEF",
+ "location": {
+ "column": "9",
+ "line": "13676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185063@macro@ETH_DMAOMR_FUGF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FUGF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FUGF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185144@macro@ETH_DMAOMR_FUGF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FUGF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FUGF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185249@macro@ETH_DMAOMR_FUGF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_FUGF",
+ "location": {
+ "column": "9",
+ "line": "13679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_FUGF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185366@macro@ETH_DMAOMR_RTC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185447@macro@ETH_DMAOMR_RTC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185551@macro@ETH_DMAOMR_RTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC",
+ "location": {
+ "column": "9",
+ "line": "13682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185663@macro@ETH_DMAOMR_RTC_64Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_64Bytes",
+ "location": {
+ "column": "9",
+ "line": "13683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_64Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185801@macro@ETH_DMAOMR_RTC_32Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_32Bytes",
+ "location": {
+ "column": "9",
+ "line": "13684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_32Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1185939@macro@ETH_DMAOMR_RTC_96Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_96Bytes",
+ "location": {
+ "column": "9",
+ "line": "13685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_96Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186077@macro@ETH_DMAOMR_RTC_128Bytes",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_RTC_128Bytes",
+ "location": {
+ "column": "9",
+ "line": "13686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_RTC_128Bytes",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186216@macro@ETH_DMAOMR_OSF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_OSF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_OSF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186297@macro@ETH_DMAOMR_OSF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_OSF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_OSF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186401@macro@ETH_DMAOMR_OSF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_OSF",
+ "location": {
+ "column": "9",
+ "line": "13689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_OSF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186511@macro@ETH_DMAOMR_SR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_SR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_SR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186592@macro@ETH_DMAOMR_SR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_SR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_SR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186695@macro@ETH_DMAOMR_SR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAOMR_SR",
+ "location": {
+ "column": "9",
+ "line": "13692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAOMR_SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186867@macro@ETH_DMAIER_NISE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_NISE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_NISE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1186948@macro@ETH_DMAIER_NISE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_NISE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_NISE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187053@macro@ETH_DMAIER_NISE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_NISE",
+ "location": {
+ "column": "9",
+ "line": "13697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_NISE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187171@macro@ETH_DMAIER_AISE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_AISE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_AISE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187252@macro@ETH_DMAIER_AISE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_AISE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_AISE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187357@macro@ETH_DMAIER_AISE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_AISE",
+ "location": {
+ "column": "9",
+ "line": "13700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_AISE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187477@macro@ETH_DMAIER_ERIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ERIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ERIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187558@macro@ETH_DMAIER_ERIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ERIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ERIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187663@macro@ETH_DMAIER_ERIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ERIE",
+ "location": {
+ "column": "9",
+ "line": "13703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ERIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187780@macro@ETH_DMAIER_FBEIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_FBEIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_FBEIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187861@macro@ETH_DMAIER_FBEIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_FBEIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_FBEIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1187967@macro@ETH_DMAIER_FBEIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_FBEIE",
+ "location": {
+ "column": "9",
+ "line": "13706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_FBEIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188086@macro@ETH_DMAIER_ETIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ETIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ETIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188167@macro@ETH_DMAIER_ETIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ETIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ETIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188272@macro@ETH_DMAIER_ETIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ETIE",
+ "location": {
+ "column": "9",
+ "line": "13709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ETIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188390@macro@ETH_DMAIER_RWTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RWTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RWTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188471@macro@ETH_DMAIER_RWTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RWTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RWTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188577@macro@ETH_DMAIER_RWTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RWTIE",
+ "location": {
+ "column": "9",
+ "line": "13712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RWTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188705@macro@ETH_DMAIER_RPSIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RPSIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RPSIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188786@macro@ETH_DMAIER_RPSIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RPSIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RPSIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1188892@macro@ETH_DMAIER_RPSIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RPSIE",
+ "location": {
+ "column": "9",
+ "line": "13715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RPSIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189019@macro@ETH_DMAIER_RBUIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RBUIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RBUIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189100@macro@ETH_DMAIER_RBUIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RBUIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RBUIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189206@macro@ETH_DMAIER_RBUIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RBUIE",
+ "location": {
+ "column": "9",
+ "line": "13718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RBUIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189336@macro@ETH_DMAIER_RIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189417@macro@ETH_DMAIER_RIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189521@macro@ETH_DMAIER_RIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_RIE",
+ "location": {
+ "column": "9",
+ "line": "13721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_RIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189632@macro@ETH_DMAIER_TUIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TUIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TUIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189713@macro@ETH_DMAIER_TUIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TUIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TUIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189818@macro@ETH_DMAIER_TUIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TUIE",
+ "location": {
+ "column": "9",
+ "line": "13724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TUIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1189940@macro@ETH_DMAIER_ROIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ROIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ROIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190021@macro@ETH_DMAIER_ROIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ROIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ROIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190126@macro@ETH_DMAIER_ROIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_ROIE",
+ "location": {
+ "column": "9",
+ "line": "13727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_ROIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190246@macro@ETH_DMAIER_TJTIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TJTIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TJTIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190327@macro@ETH_DMAIER_TJTIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TJTIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TJTIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190433@macro@ETH_DMAIER_TJTIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TJTIE",
+ "location": {
+ "column": "9",
+ "line": "13730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TJTIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190560@macro@ETH_DMAIER_TBUIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TBUIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TBUIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190641@macro@ETH_DMAIER_TBUIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TBUIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TBUIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190747@macro@ETH_DMAIER_TBUIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TBUIE",
+ "location": {
+ "column": "9",
+ "line": "13733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TBUIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190878@macro@ETH_DMAIER_TPSIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TPSIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TPSIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1190959@macro@ETH_DMAIER_TPSIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TPSIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TPSIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191065@macro@ETH_DMAIER_TPSIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TPSIE",
+ "location": {
+ "column": "9",
+ "line": "13736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TPSIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191193@macro@ETH_DMAIER_TIE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TIE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TIE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191274@macro@ETH_DMAIER_TIE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TIE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TIE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191378@macro@ETH_DMAIER_TIE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAIER_TIE",
+ "location": {
+ "column": "9",
+ "line": "13739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAIER_TIE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191581@macro@ETH_DMAMFBOCR_OFOC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OFOC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OFOC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191662@macro@ETH_DMAMFBOCR_OFOC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OFOC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OFOC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191770@macro@ETH_DMAMFBOCR_OFOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OFOC",
+ "location": {
+ "column": "9",
+ "line": "13744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OFOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191895@macro@ETH_DMAMFBOCR_MFA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFA_Pos",
+ "location": {
+ "column": "9",
+ "line": "13745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1191976@macro@ETH_DMAMFBOCR_MFA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFA_Msk",
+ "location": {
+ "column": "9",
+ "line": "13746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192085@macro@ETH_DMAMFBOCR_MFA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFA",
+ "location": {
+ "column": "9",
+ "line": "13747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192214@macro@ETH_DMAMFBOCR_OMFC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OMFC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OMFC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192295@macro@ETH_DMAMFBOCR_OMFC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OMFC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OMFC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192403@macro@ETH_DMAMFBOCR_OMFC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_OMFC",
+ "location": {
+ "column": "9",
+ "line": "13750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_OMFC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192527@macro@ETH_DMAMFBOCR_MFC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFC_Pos",
+ "location": {
+ "column": "9",
+ "line": "13751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192608@macro@ETH_DMAMFBOCR_MFC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFC_Msk",
+ "location": {
+ "column": "9",
+ "line": "13752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192718@macro@ETH_DMAMFBOCR_MFC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMAMFBOCR_MFC",
+ "location": {
+ "column": "9",
+ "line": "13753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMAMFBOCR_MFC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1192929@macro@ETH_DMACHTDR_HTDAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTDR_HTDAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTDR_HTDAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193010@macro@ETH_DMACHTDR_HTDAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTDR_HTDAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTDR_HTDAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193125@macro@ETH_DMACHTDR_HTDAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTDR_HTDAP",
+ "location": {
+ "column": "9",
+ "line": "13758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTDR_HTDAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193334@macro@ETH_DMACHRDR_HRDAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRDR_HRDAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRDR_HRDAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193415@macro@ETH_DMACHRDR_HRDAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRDR_HRDAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRDR_HRDAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193530@macro@ETH_DMACHRDR_HRDAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRDR_HRDAP",
+ "location": {
+ "column": "9",
+ "line": "13763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRDR_HRDAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193743@macro@ETH_DMACHTBAR_HTBAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTBAR_HTBAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTBAR_HTBAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193824@macro@ETH_DMACHTBAR_HTBAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTBAR_HTBAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTBAR_HTBAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1193940@macro@ETH_DMACHTBAR_HTBAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHTBAR_HTBAP",
+ "location": {
+ "column": "9",
+ "line": "13768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHTBAR_HTBAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1194149@macro@ETH_DMACHRBAR_HRBAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRBAR_HRBAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRBAR_HRBAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1194230@macro@ETH_DMACHRBAR_HRBAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRBAR_HRBAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRBAR_HRBAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1194346@macro@ETH_DMACHRBAR_HRBAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_DMACHRBAR_HRBAP",
+ "location": {
+ "column": "9",
+ "line": "13773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "ETH_DMACHRBAR_HRBAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1194962@macro@USB_OTG_GOTGCTL_SRQSCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQSCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQSCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195043@macro@USB_OTG_GOTGCTL_SRQSCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQSCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQSCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195150@macro@USB_OTG_GOTGCTL_SRQSCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQSCS",
+ "location": {
+ "column": "9",
+ "line": "13783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQSCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195262@macro@USB_OTG_GOTGCTL_SRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "13784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195343@macro@USB_OTG_GOTGCTL_SRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "13785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195447@macro@USB_OTG_GOTGCTL_SRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_SRQ",
+ "location": {
+ "column": "9",
+ "line": "13786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_SRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195551@macro@USB_OTG_GOTGCTL_HNGSCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNGSCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNGSCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195632@macro@USB_OTG_GOTGCTL_HNGSCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNGSCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNGSCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195739@macro@USB_OTG_GOTGCTL_HNGSCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNGSCS",
+ "location": {
+ "column": "9",
+ "line": "13789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNGSCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195847@macro@USB_OTG_GOTGCTL_HNPRQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNPRQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "13790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNPRQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1195928@macro@USB_OTG_GOTGCTL_HNPRQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNPRQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "13791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNPRQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196034@macro@USB_OTG_GOTGCTL_HNPRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HNPRQ",
+ "location": {
+ "column": "9",
+ "line": "13792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HNPRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196134@macro@USB_OTG_GOTGCTL_HSHNPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "13793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196215@macro@USB_OTG_GOTGCTL_HSHNPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "13794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196323@macro@USB_OTG_GOTGCTL_HSHNPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_HSHNPEN",
+ "location": {
+ "column": "9",
+ "line": "13795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_HSHNPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196431@macro@USB_OTG_GOTGCTL_DHNPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DHNPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "13796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DHNPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196512@macro@USB_OTG_GOTGCTL_DHNPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DHNPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "13797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DHNPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196619@macro@USB_OTG_GOTGCTL_DHNPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DHNPEN",
+ "location": {
+ "column": "9",
+ "line": "13798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DHNPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196726@macro@USB_OTG_GOTGCTL_CIDSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_CIDSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_CIDSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196807@macro@USB_OTG_GOTGCTL_CIDSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_CIDSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_CIDSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1196914@macro@USB_OTG_GOTGCTL_CIDSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_CIDSTS",
+ "location": {
+ "column": "9",
+ "line": "13801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_CIDSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197022@macro@USB_OTG_GOTGCTL_DBCT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DBCT_Pos",
+ "location": {
+ "column": "9",
+ "line": "13802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DBCT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197103@macro@USB_OTG_GOTGCTL_DBCT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DBCT_Msk",
+ "location": {
+ "column": "9",
+ "line": "13803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DBCT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197208@macro@USB_OTG_GOTGCTL_DBCT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_DBCT",
+ "location": {
+ "column": "9",
+ "line": "13804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_DBCT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197321@macro@USB_OTG_GOTGCTL_ASVLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_ASVLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_ASVLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197402@macro@USB_OTG_GOTGCTL_ASVLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_ASVLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_ASVLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197508@macro@USB_OTG_GOTGCTL_ASVLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_ASVLD",
+ "location": {
+ "column": "9",
+ "line": "13807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_ASVLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197613@macro@USB_OTG_GOTGCTL_BSVLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_BSVLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_BSVLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197694@macro@USB_OTG_GOTGCTL_BSVLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_BSVLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_BSVLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197800@macro@USB_OTG_GOTGCTL_BSVLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGCTL_BSVLD",
+ "location": {
+ "column": "9",
+ "line": "13810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGCTL_BSVLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1197995@macro@USB_OTG_HCFG_FSLSPCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSPCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSPCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198076@macro@USB_OTG_HCFG_FSLSPCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSPCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSPCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198181@macro@USB_OTG_HCFG_FSLSPCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSPCS",
+ "location": {
+ "column": "9",
+ "line": "13816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSPCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198293@macro@USB_OTG_HCFG_FSLSPCS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSPCS_0",
+ "location": {
+ "column": "9",
+ "line": "13817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSPCS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198398@macro@USB_OTG_HCFG_FSLSPCS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSPCS_1",
+ "location": {
+ "column": "9",
+ "line": "13818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSPCS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198503@macro@USB_OTG_HCFG_FSLSS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198584@macro@USB_OTG_HCFG_FSLSS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198687@macro@USB_OTG_HCFG_FSLSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCFG_FSLSS",
+ "location": {
+ "column": "9",
+ "line": "13821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCFG_FSLSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198891@macro@USB_OTG_DCFG_DSPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DSPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DSPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1198972@macro@USB_OTG_DCFG_DSPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DSPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DSPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199074@macro@USB_OTG_DCFG_DSPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DSPD",
+ "location": {
+ "column": "9",
+ "line": "13827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DSPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199175@macro@USB_OTG_DCFG_DSPD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DSPD_0",
+ "location": {
+ "column": "9",
+ "line": "13828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DSPD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199277@macro@USB_OTG_DCFG_DSPD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DSPD_1",
+ "location": {
+ "column": "9",
+ "line": "13829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DSPD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199379@macro@USB_OTG_DCFG_NZLSOHSK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_NZLSOHSK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_NZLSOHSK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199460@macro@USB_OTG_DCFG_NZLSOHSK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_NZLSOHSK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_NZLSOHSK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199566@macro@USB_OTG_DCFG_NZLSOHSK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_NZLSOHSK",
+ "location": {
+ "column": "9",
+ "line": "13832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_NZLSOHSK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199692@macro@USB_OTG_DCFG_DAD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199773@macro@USB_OTG_DCFG_DAD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199875@macro@USB_OTG_DCFG_DAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD",
+ "location": {
+ "column": "9",
+ "line": "13836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1199978@macro@USB_OTG_DCFG_DAD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_0",
+ "location": {
+ "column": "9",
+ "line": "13837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200080@macro@USB_OTG_DCFG_DAD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_1",
+ "location": {
+ "column": "9",
+ "line": "13838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200182@macro@USB_OTG_DCFG_DAD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_2",
+ "location": {
+ "column": "9",
+ "line": "13839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200284@macro@USB_OTG_DCFG_DAD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_3",
+ "location": {
+ "column": "9",
+ "line": "13840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200386@macro@USB_OTG_DCFG_DAD_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_4",
+ "location": {
+ "column": "9",
+ "line": "13841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200488@macro@USB_OTG_DCFG_DAD_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_5",
+ "location": {
+ "column": "9",
+ "line": "13842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200590@macro@USB_OTG_DCFG_DAD_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_DAD_6",
+ "location": {
+ "column": "9",
+ "line": "13843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_DAD_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200694@macro@USB_OTG_DCFG_PFIVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PFIVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PFIVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200775@macro@USB_OTG_DCFG_PFIVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PFIVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PFIVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200878@macro@USB_OTG_DCFG_PFIVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PFIVL",
+ "location": {
+ "column": "9",
+ "line": "13847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PFIVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1200997@macro@USB_OTG_DCFG_PFIVL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PFIVL_0",
+ "location": {
+ "column": "9",
+ "line": "13848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PFIVL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201100@macro@USB_OTG_DCFG_PFIVL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PFIVL_1",
+ "location": {
+ "column": "9",
+ "line": "13849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PFIVL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201205@macro@USB_OTG_DCFG_XCVRDLY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_XCVRDLY_Pos",
+ "location": {
+ "column": "9",
+ "line": "13851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_XCVRDLY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201286@macro@USB_OTG_DCFG_XCVRDLY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_XCVRDLY_Msk",
+ "location": {
+ "column": "9",
+ "line": "13852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_XCVRDLY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201391@macro@USB_OTG_DCFG_XCVRDLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_XCVRDLY",
+ "location": {
+ "column": "9",
+ "line": "13853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_XCVRDLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201501@macro@USB_OTG_DCFG_ERRATIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_ERRATIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_ERRATIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201582@macro@USB_OTG_DCFG_ERRATIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_ERRATIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_ERRATIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201687@macro@USB_OTG_DCFG_ERRATIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_ERRATIM",
+ "location": {
+ "column": "9",
+ "line": "13857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_ERRATIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201808@macro@USB_OTG_DCFG_PERSCHIVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PERSCHIVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PERSCHIVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201889@macro@USB_OTG_DCFG_PERSCHIVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PERSCHIVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PERSCHIVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1201996@macro@USB_OTG_DCFG_PERSCHIVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PERSCHIVL",
+ "location": {
+ "column": "9",
+ "line": "13861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PERSCHIVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202113@macro@USB_OTG_DCFG_PERSCHIVL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PERSCHIVL_0",
+ "location": {
+ "column": "9",
+ "line": "13862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PERSCHIVL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202220@macro@USB_OTG_DCFG_PERSCHIVL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCFG_PERSCHIVL_1",
+ "location": {
+ "column": "9",
+ "line": "13863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCFG_PERSCHIVL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202418@macro@USB_OTG_PCGCR_STPPCLK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_STPPCLK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_STPPCLK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202499@macro@USB_OTG_PCGCR_STPPCLK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_STPPCLK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_STPPCLK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202605@macro@USB_OTG_PCGCR_STPPCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_STPPCLK",
+ "location": {
+ "column": "9",
+ "line": "13868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_STPPCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202708@macro@USB_OTG_PCGCR_GATEHCLK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_GATEHCLK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_GATEHCLK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202789@macro@USB_OTG_PCGCR_GATEHCLK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_GATEHCLK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_GATEHCLK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202896@macro@USB_OTG_PCGCR_GATEHCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_GATEHCLK",
+ "location": {
+ "column": "9",
+ "line": "13871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_GATEHCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1202994@macro@USB_OTG_PCGCR_PHYSUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_PHYSUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_PHYSUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203075@macro@USB_OTG_PCGCR_PHYSUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_PHYSUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_PHYSUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203181@macro@USB_OTG_PCGCR_PHYSUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCR_PHYSUSP",
+ "location": {
+ "column": "9",
+ "line": "13874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCR_PHYSUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203376@macro@USB_OTG_GOTGINT_SEDET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SEDET_Pos",
+ "location": {
+ "column": "9",
+ "line": "13877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SEDET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203457@macro@USB_OTG_GOTGINT_SEDET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SEDET_Msk",
+ "location": {
+ "column": "9",
+ "line": "13878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SEDET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203563@macro@USB_OTG_GOTGINT_SEDET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SEDET",
+ "location": {
+ "column": "9",
+ "line": "13879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SEDET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203690@macro@USB_OTG_GOTGINT_SRSSCHG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SRSSCHG_Pos",
+ "location": {
+ "column": "9",
+ "line": "13880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SRSSCHG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203771@macro@USB_OTG_GOTGINT_SRSSCHG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SRSSCHG_Msk",
+ "location": {
+ "column": "9",
+ "line": "13881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SRSSCHG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1203879@macro@USB_OTG_GOTGINT_SRSSCHG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_SRSSCHG",
+ "location": {
+ "column": "9",
+ "line": "13882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_SRSSCHG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204006@macro@USB_OTG_GOTGINT_HNSSCHG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNSSCHG_Pos",
+ "location": {
+ "column": "9",
+ "line": "13883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNSSCHG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204087@macro@USB_OTG_GOTGINT_HNSSCHG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNSSCHG_Msk",
+ "location": {
+ "column": "9",
+ "line": "13884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNSSCHG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204195@macro@USB_OTG_GOTGINT_HNSSCHG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNSSCHG",
+ "location": {
+ "column": "9",
+ "line": "13885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNSSCHG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204322@macro@USB_OTG_GOTGINT_HNGDET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNGDET_Pos",
+ "location": {
+ "column": "9",
+ "line": "13886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNGDET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204403@macro@USB_OTG_GOTGINT_HNGDET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNGDET_Msk",
+ "location": {
+ "column": "9",
+ "line": "13887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNGDET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204510@macro@USB_OTG_GOTGINT_HNGDET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_HNGDET",
+ "location": {
+ "column": "9",
+ "line": "13888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_HNGDET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204637@macro@USB_OTG_GOTGINT_ADTOCHG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_ADTOCHG_Pos",
+ "location": {
+ "column": "9",
+ "line": "13889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_ADTOCHG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204718@macro@USB_OTG_GOTGINT_ADTOCHG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_ADTOCHG_Msk",
+ "location": {
+ "column": "9",
+ "line": "13890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_ADTOCHG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204826@macro@USB_OTG_GOTGINT_ADTOCHG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_ADTOCHG",
+ "location": {
+ "column": "9",
+ "line": "13891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_ADTOCHG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1204953@macro@USB_OTG_GOTGINT_DBCDNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_DBCDNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_DBCDNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205034@macro@USB_OTG_GOTGINT_DBCDNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_DBCDNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_DBCDNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205141@macro@USB_OTG_GOTGINT_DBCDNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GOTGINT_DBCDNE",
+ "location": {
+ "column": "9",
+ "line": "13894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GOTGINT_DBCDNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205358@macro@USB_OTG_DCTL_RWUSIG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_RWUSIG_Pos",
+ "location": {
+ "column": "9",
+ "line": "13897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_RWUSIG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205439@macro@USB_OTG_DCTL_RWUSIG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_RWUSIG_Msk",
+ "location": {
+ "column": "9",
+ "line": "13898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_RWUSIG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205543@macro@USB_OTG_DCTL_RWUSIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_RWUSIG",
+ "location": {
+ "column": "9",
+ "line": "13899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_RWUSIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205655@macro@USB_OTG_DCTL_SDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205736@macro@USB_OTG_DCTL_SDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205838@macro@USB_OTG_DCTL_SDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SDIS",
+ "location": {
+ "column": "9",
+ "line": "13902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1205950@macro@USB_OTG_DCTL_GINSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GINSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GINSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206031@macro@USB_OTG_DCTL_GINSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GINSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GINSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206135@macro@USB_OTG_DCTL_GINSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GINSTS",
+ "location": {
+ "column": "9",
+ "line": "13905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GINSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206247@macro@USB_OTG_DCTL_GONSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GONSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GONSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206328@macro@USB_OTG_DCTL_GONSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GONSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GONSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206432@macro@USB_OTG_DCTL_GONSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_GONSTS",
+ "location": {
+ "column": "9",
+ "line": "13908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_GONSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206546@macro@USB_OTG_DCTL_TCTL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206627@macro@USB_OTG_DCTL_TCTL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206729@macro@USB_OTG_DCTL_TCTL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL",
+ "location": {
+ "column": "9",
+ "line": "13912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206830@macro@USB_OTG_DCTL_TCTL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL_0",
+ "location": {
+ "column": "9",
+ "line": "13913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1206932@macro@USB_OTG_DCTL_TCTL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL_1",
+ "location": {
+ "column": "9",
+ "line": "13914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207034@macro@USB_OTG_DCTL_TCTL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_TCTL_2",
+ "location": {
+ "column": "9",
+ "line": "13915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_TCTL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207136@macro@USB_OTG_DCTL_SGINAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGINAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGINAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207217@macro@USB_OTG_DCTL_SGINAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGINAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGINAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207321@macro@USB_OTG_DCTL_SGINAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGINAK",
+ "location": {
+ "column": "9",
+ "line": "13918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGINAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207435@macro@USB_OTG_DCTL_CGINAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGINAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGINAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207516@macro@USB_OTG_DCTL_CGINAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGINAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGINAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207620@macro@USB_OTG_DCTL_CGINAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGINAK",
+ "location": {
+ "column": "9",
+ "line": "13921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGINAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207734@macro@USB_OTG_DCTL_SGONAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGONAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGONAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207815@macro@USB_OTG_DCTL_SGONAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGONAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGONAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1207919@macro@USB_OTG_DCTL_SGONAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_SGONAK",
+ "location": {
+ "column": "9",
+ "line": "13924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_SGONAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208033@macro@USB_OTG_DCTL_CGONAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGONAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "13925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGONAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208114@macro@USB_OTG_DCTL_CGONAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGONAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "13926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGONAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208218@macro@USB_OTG_DCTL_CGONAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_CGONAK",
+ "location": {
+ "column": "9",
+ "line": "13927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_CGONAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208332@macro@USB_OTG_DCTL_POPRGDNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_POPRGDNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "13928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_POPRGDNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208413@macro@USB_OTG_DCTL_POPRGDNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_POPRGDNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "13929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_POPRGDNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208519@macro@USB_OTG_DCTL_POPRGDNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DCTL_POPRGDNE",
+ "location": {
+ "column": "9",
+ "line": "13930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DCTL_POPRGDNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208723@macro@USB_OTG_HFIR_FRIVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFIR_FRIVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFIR_FRIVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208804@macro@USB_OTG_HFIR_FRIVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFIR_FRIVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFIR_FRIVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1208910@macro@USB_OTG_HFIR_FRIVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFIR_FRIVL",
+ "location": {
+ "column": "9",
+ "line": "13935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFIR_FRIVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209104@macro@USB_OTG_HFNUM_FRNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FRNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FRNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209185@macro@USB_OTG_HFNUM_FRNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FRNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FRNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209292@macro@USB_OTG_HFNUM_FRNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FRNUM",
+ "location": {
+ "column": "9",
+ "line": "13940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FRNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209401@macro@USB_OTG_HFNUM_FTREM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FTREM_Pos",
+ "location": {
+ "column": "9",
+ "line": "13941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FTREM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209482@macro@USB_OTG_HFNUM_FTREM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FTREM_Msk",
+ "location": {
+ "column": "9",
+ "line": "13942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FTREM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209589@macro@USB_OTG_HFNUM_FTREM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HFNUM_FTREM",
+ "location": {
+ "column": "9",
+ "line": "13943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HFNUM_FTREM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209788@macro@USB_OTG_DSTS_SUSPSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_SUSPSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "13946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_SUSPSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209869@macro@USB_OTG_DSTS_SUSPSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_SUSPSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "13947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_SUSPSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1209974@macro@USB_OTG_DSTS_SUSPSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_SUSPSTS",
+ "location": {
+ "column": "9",
+ "line": "13948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_SUSPSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210081@macro@USB_OTG_DSTS_ENUMSPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_ENUMSPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "13950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_ENUMSPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210162@macro@USB_OTG_DSTS_ENUMSPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_ENUMSPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "13951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_ENUMSPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210267@macro@USB_OTG_DSTS_ENUMSPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_ENUMSPD",
+ "location": {
+ "column": "9",
+ "line": "13952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_ENUMSPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210372@macro@USB_OTG_DSTS_ENUMSPD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_ENUMSPD_0",
+ "location": {
+ "column": "9",
+ "line": "13953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_ENUMSPD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210477@macro@USB_OTG_DSTS_ENUMSPD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_ENUMSPD_1",
+ "location": {
+ "column": "9",
+ "line": "13954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_ENUMSPD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210582@macro@USB_OTG_DSTS_EERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_EERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "13955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_EERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210663@macro@USB_OTG_DSTS_EERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_EERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "13956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_EERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210765@macro@USB_OTG_DSTS_EERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_EERR",
+ "location": {
+ "column": "9",
+ "line": "13957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_EERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210871@macro@USB_OTG_DSTS_FNSOF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_FNSOF_Pos",
+ "location": {
+ "column": "9",
+ "line": "13958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_FNSOF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1210952@macro@USB_OTG_DSTS_FNSOF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_FNSOF_Msk",
+ "location": {
+ "column": "9",
+ "line": "13959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_FNSOF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211058@macro@USB_OTG_DSTS_FNSOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DSTS_FNSOF",
+ "location": {
+ "column": "9",
+ "line": "13960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DSTS_FNSOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211272@macro@USB_OTG_GAHBCFG_GINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_GINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "13963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_GINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211353@macro@USB_OTG_GAHBCFG_GINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_GINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "13964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_GINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211458@macro@USB_OTG_GAHBCFG_GINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_GINT",
+ "location": {
+ "column": "9",
+ "line": "13965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_GINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211568@macro@USB_OTG_GAHBCFG_HBSTLEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "13966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211649@macro@USB_OTG_GAHBCFG_HBSTLEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "13967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211757@macro@USB_OTG_GAHBCFG_HBSTLEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN",
+ "location": {
+ "column": "9",
+ "line": "13968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211863@macro@USB_OTG_GAHBCFG_HBSTLEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_0",
+ "location": {
+ "column": "9",
+ "line": "13969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1211967@macro@USB_OTG_GAHBCFG_HBSTLEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_1",
+ "location": {
+ "column": "9",
+ "line": "13970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212069@macro@USB_OTG_GAHBCFG_HBSTLEN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_2",
+ "location": {
+ "column": "9",
+ "line": "13971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212172@macro@USB_OTG_GAHBCFG_HBSTLEN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_3",
+ "location": {
+ "column": "9",
+ "line": "13972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212275@macro@USB_OTG_GAHBCFG_HBSTLEN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_HBSTLEN_4",
+ "location": {
+ "column": "9",
+ "line": "13973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_HBSTLEN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212379@macro@USB_OTG_GAHBCFG_DMAEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_DMAEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "13974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_DMAEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212460@macro@USB_OTG_GAHBCFG_DMAEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_DMAEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "13975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_DMAEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212566@macro@USB_OTG_GAHBCFG_DMAEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_DMAEN",
+ "location": {
+ "column": "9",
+ "line": "13976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_DMAEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212665@macro@USB_OTG_GAHBCFG_TXFELVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_TXFELVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_TXFELVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212746@macro@USB_OTG_GAHBCFG_TXFELVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_TXFELVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_TXFELVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212854@macro@USB_OTG_GAHBCFG_TXFELVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_TXFELVL",
+ "location": {
+ "column": "9",
+ "line": "13979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_TXFELVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1212961@macro@USB_OTG_GAHBCFG_PTXFELVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213042@macro@USB_OTG_GAHBCFG_PTXFELVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213151@macro@USB_OTG_GAHBCFG_PTXFELVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GAHBCFG_PTXFELVL",
+ "location": {
+ "column": "9",
+ "line": "13982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GAHBCFG_PTXFELVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213362@macro@USB_OTG_GUSBCFG_TOCAL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213443@macro@USB_OTG_GUSBCFG_TOCAL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213549@macro@USB_OTG_GUSBCFG_TOCAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL",
+ "location": {
+ "column": "9",
+ "line": "13988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213660@macro@USB_OTG_GUSBCFG_TOCAL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL_0",
+ "location": {
+ "column": "9",
+ "line": "13989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213766@macro@USB_OTG_GUSBCFG_TOCAL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL_1",
+ "location": {
+ "column": "9",
+ "line": "13990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213872@macro@USB_OTG_GUSBCFG_TOCAL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TOCAL_2",
+ "location": {
+ "column": "9",
+ "line": "13991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TOCAL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1213978@macro@USB_OTG_GUSBCFG_PHYSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "13992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214059@macro@USB_OTG_GUSBCFG_PHYSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "13993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214166@macro@USB_OTG_GUSBCFG_PHYSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYSEL",
+ "location": {
+ "column": "9",
+ "line": "13994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214330@macro@USB_OTG_GUSBCFG_SRPCAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_SRPCAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_SRPCAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214411@macro@USB_OTG_GUSBCFG_SRPCAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_SRPCAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_SRPCAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214518@macro@USB_OTG_GUSBCFG_SRPCAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_SRPCAP",
+ "location": {
+ "column": "9",
+ "line": "13997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_SRPCAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214618@macro@USB_OTG_GUSBCFG_HNPCAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_HNPCAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "13998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_HNPCAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214699@macro@USB_OTG_GUSBCFG_HNPCAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_HNPCAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "13999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_HNPCAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214806@macro@USB_OTG_GUSBCFG_HNPCAP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_HNPCAP",
+ "location": {
+ "column": "9",
+ "line": "14000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_HNPCAP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214906@macro@USB_OTG_GUSBCFG_TRDT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1214987@macro@USB_OTG_GUSBCFG_TRDT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215092@macro@USB_OTG_GUSBCFG_TRDT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT",
+ "location": {
+ "column": "9",
+ "line": "14003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215200@macro@USB_OTG_GUSBCFG_TRDT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_0",
+ "location": {
+ "column": "9",
+ "line": "14004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215305@macro@USB_OTG_GUSBCFG_TRDT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_1",
+ "location": {
+ "column": "9",
+ "line": "14005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215410@macro@USB_OTG_GUSBCFG_TRDT_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_2",
+ "location": {
+ "column": "9",
+ "line": "14006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215515@macro@USB_OTG_GUSBCFG_TRDT_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TRDT_3",
+ "location": {
+ "column": "9",
+ "line": "14007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TRDT_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215620@macro@USB_OTG_GUSBCFG_PHYLPCS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215701@macro@USB_OTG_GUSBCFG_PHYLPCS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215809@macro@USB_OTG_GUSBCFG_PHYLPCS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PHYLPCS",
+ "location": {
+ "column": "9",
+ "line": "14010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PHYLPCS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1215924@macro@USB_OTG_GUSBCFG_ULPIFSLS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216005@macro@USB_OTG_GUSBCFG_ULPIFSLS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216114@macro@USB_OTG_GUSBCFG_ULPIFSLS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIFSLS",
+ "location": {
+ "column": "9",
+ "line": "14013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIFSLS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216234@macro@USB_OTG_GUSBCFG_ULPIAR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIAR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIAR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216315@macro@USB_OTG_GUSBCFG_ULPIAR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIAR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIAR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216422@macro@USB_OTG_GUSBCFG_ULPIAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIAR",
+ "location": {
+ "column": "9",
+ "line": "14016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216542@macro@USB_OTG_GUSBCFG_ULPICSM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPICSM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPICSM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216623@macro@USB_OTG_GUSBCFG_ULPICSM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPICSM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPICSM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216731@macro@USB_OTG_GUSBCFG_ULPICSM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPICSM",
+ "location": {
+ "column": "9",
+ "line": "14019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPICSM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216851@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1216932@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217043@macro@USB_OTG_GUSBCFG_ULPIEVBUSD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSD",
+ "location": {
+ "column": "9",
+ "line": "14022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217164@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
+ "location": {
+ "column": "9",
+ "line": "14023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217245@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
+ "location": {
+ "column": "9",
+ "line": "14024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217356@macro@USB_OTG_GUSBCFG_ULPIEVBUSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIEVBUSI",
+ "location": {
+ "column": "9",
+ "line": "14025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIEVBUSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217477@macro@USB_OTG_GUSBCFG_TSDPS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TSDPS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TSDPS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217558@macro@USB_OTG_GUSBCFG_TSDPS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TSDPS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TSDPS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217664@macro@USB_OTG_GUSBCFG_TSDPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_TSDPS",
+ "location": {
+ "column": "9",
+ "line": "14028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_TSDPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217784@macro@USB_OTG_GUSBCFG_PCCI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PCCI_Pos",
+ "location": {
+ "column": "9",
+ "line": "14029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PCCI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217865@macro@USB_OTG_GUSBCFG_PCCI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PCCI_Msk",
+ "location": {
+ "column": "9",
+ "line": "14030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PCCI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1217970@macro@USB_OTG_GUSBCFG_PCCI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PCCI",
+ "location": {
+ "column": "9",
+ "line": "14031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PCCI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218090@macro@USB_OTG_GUSBCFG_PTCI_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PTCI_Pos",
+ "location": {
+ "column": "9",
+ "line": "14032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PTCI_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218171@macro@USB_OTG_GUSBCFG_PTCI_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PTCI_Msk",
+ "location": {
+ "column": "9",
+ "line": "14033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PTCI_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218276@macro@USB_OTG_GUSBCFG_PTCI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_PTCI",
+ "location": {
+ "column": "9",
+ "line": "14034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_PTCI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218396@macro@USB_OTG_GUSBCFG_ULPIIPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218477@macro@USB_OTG_GUSBCFG_ULPIIPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218585@macro@USB_OTG_GUSBCFG_ULPIIPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_ULPIIPD",
+ "location": {
+ "column": "9",
+ "line": "14037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_ULPIIPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218705@macro@USB_OTG_GUSBCFG_FHMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FHMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FHMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218786@macro@USB_OTG_GUSBCFG_FHMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FHMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FHMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1218892@macro@USB_OTG_GUSBCFG_FHMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FHMOD",
+ "location": {
+ "column": "9",
+ "line": "14040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FHMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219012@macro@USB_OTG_GUSBCFG_FDMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FDMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FDMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219093@macro@USB_OTG_GUSBCFG_FDMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FDMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FDMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219199@macro@USB_OTG_GUSBCFG_FDMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_FDMOD",
+ "location": {
+ "column": "9",
+ "line": "14043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_FDMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219319@macro@USB_OTG_GUSBCFG_CTXPKT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_CTXPKT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_CTXPKT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219400@macro@USB_OTG_GUSBCFG_CTXPKT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_CTXPKT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_CTXPKT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219507@macro@USB_OTG_GUSBCFG_CTXPKT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GUSBCFG_CTXPKT",
+ "location": {
+ "column": "9",
+ "line": "14046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GUSBCFG_CTXPKT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219720@macro@USB_OTG_GRSTCTL_CSRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_CSRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_CSRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219801@macro@USB_OTG_GRSTCTL_CSRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_CSRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_CSRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1219907@macro@USB_OTG_GRSTCTL_CSRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_CSRST",
+ "location": {
+ "column": "9",
+ "line": "14051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_CSRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220020@macro@USB_OTG_GRSTCTL_HSRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_HSRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_HSRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220101@macro@USB_OTG_GRSTCTL_HSRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_HSRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_HSRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220207@macro@USB_OTG_GRSTCTL_HSRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_HSRST",
+ "location": {
+ "column": "9",
+ "line": "14054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_HSRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220320@macro@USB_OTG_GRSTCTL_FCRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_FCRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_FCRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220401@macro@USB_OTG_GRSTCTL_FCRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_FCRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_FCRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220507@macro@USB_OTG_GRSTCTL_FCRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_FCRST",
+ "location": {
+ "column": "9",
+ "line": "14057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_FCRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220620@macro@USB_OTG_GRSTCTL_RXFFLSH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
+ "location": {
+ "column": "9",
+ "line": "14058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220701@macro@USB_OTG_GRSTCTL_RXFFLSH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
+ "location": {
+ "column": "9",
+ "line": "14059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220809@macro@USB_OTG_GRSTCTL_RXFFLSH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_RXFFLSH",
+ "location": {
+ "column": "9",
+ "line": "14060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_RXFFLSH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1220922@macro@USB_OTG_GRSTCTL_TXFFLSH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
+ "location": {
+ "column": "9",
+ "line": "14061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221003@macro@USB_OTG_GRSTCTL_TXFFLSH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
+ "location": {
+ "column": "9",
+ "line": "14062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221111@macro@USB_OTG_GRSTCTL_TXFFLSH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFFLSH",
+ "location": {
+ "column": "9",
+ "line": "14063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFFLSH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221228@macro@USB_OTG_GRSTCTL_TXFNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221309@macro@USB_OTG_GRSTCTL_TXFNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221417@macro@USB_OTG_GRSTCTL_TXFNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM",
+ "location": {
+ "column": "9",
+ "line": "14068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221519@macro@USB_OTG_GRSTCTL_TXFNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_0",
+ "location": {
+ "column": "9",
+ "line": "14069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221627@macro@USB_OTG_GRSTCTL_TXFNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_1",
+ "location": {
+ "column": "9",
+ "line": "14070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221735@macro@USB_OTG_GRSTCTL_TXFNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_2",
+ "location": {
+ "column": "9",
+ "line": "14071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221843@macro@USB_OTG_GRSTCTL_TXFNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_3",
+ "location": {
+ "column": "9",
+ "line": "14072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1221951@macro@USB_OTG_GRSTCTL_TXFNUM_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_TXFNUM_4",
+ "location": {
+ "column": "9",
+ "line": "14073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_TXFNUM_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222059@macro@USB_OTG_GRSTCTL_DMAREQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_DMAREQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_DMAREQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222140@macro@USB_OTG_GRSTCTL_DMAREQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_DMAREQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_DMAREQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222247@macro@USB_OTG_GRSTCTL_DMAREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_DMAREQ",
+ "location": {
+ "column": "9",
+ "line": "14076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_DMAREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222354@macro@USB_OTG_GRSTCTL_AHBIDL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_AHBIDL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_AHBIDL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222435@macro@USB_OTG_GRSTCTL_AHBIDL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_AHBIDL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_AHBIDL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222542@macro@USB_OTG_GRSTCTL_AHBIDL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRSTCTL_AHBIDL",
+ "location": {
+ "column": "9",
+ "line": "14079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRSTCTL_AHBIDL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222739@macro@USB_OTG_DIEPMSK_XFRCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_XFRCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_XFRCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222820@macro@USB_OTG_DIEPMSK_XFRCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_XFRCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_XFRCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1222926@macro@USB_OTG_DIEPMSK_XFRCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_XFRCM",
+ "location": {
+ "column": "9",
+ "line": "14084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_XFRCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223064@macro@USB_OTG_DIEPMSK_EPDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_EPDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_EPDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223145@macro@USB_OTG_DIEPMSK_EPDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_EPDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_EPDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223250@macro@USB_OTG_DIEPMSK_EPDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_EPDM",
+ "location": {
+ "column": "9",
+ "line": "14087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_EPDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223388@macro@USB_OTG_DIEPMSK_TOM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TOM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TOM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223469@macro@USB_OTG_DIEPMSK_TOM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TOM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TOM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223573@macro@USB_OTG_DIEPMSK_TOM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TOM",
+ "location": {
+ "column": "9",
+ "line": "14090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TOM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223711@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223792@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1223902@macro@USB_OTG_DIEPMSK_ITTXFEMSK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_ITTXFEMSK",
+ "location": {
+ "column": "9",
+ "line": "14093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_ITTXFEMSK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224040@macro@USB_OTG_DIEPMSK_INEPNMM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNMM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNMM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224121@macro@USB_OTG_DIEPMSK_INEPNMM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNMM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNMM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224229@macro@USB_OTG_DIEPMSK_INEPNMM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNMM",
+ "location": {
+ "column": "9",
+ "line": "14096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNMM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224367@macro@USB_OTG_DIEPMSK_INEPNEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224448@macro@USB_OTG_DIEPMSK_INEPNEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224556@macro@USB_OTG_DIEPMSK_INEPNEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_INEPNEM",
+ "location": {
+ "column": "9",
+ "line": "14099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_INEPNEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224694@macro@USB_OTG_DIEPMSK_TXFURM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TXFURM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TXFURM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224775@macro@USB_OTG_DIEPMSK_TXFURM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TXFURM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TXFURM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1224882@macro@USB_OTG_DIEPMSK_TXFURM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_TXFURM",
+ "location": {
+ "column": "9",
+ "line": "14102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_TXFURM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225020@macro@USB_OTG_DIEPMSK_BIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_BIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_BIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225101@macro@USB_OTG_DIEPMSK_BIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_BIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_BIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225205@macro@USB_OTG_DIEPMSK_BIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPMSK_BIM",
+ "location": {
+ "column": "9",
+ "line": "14105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPMSK_BIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225436@macro@USB_OTG_HPTXSTS_PTXFSAVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225517@macro@USB_OTG_HPTXSTS_PTXFSAVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225629@macro@USB_OTG_HPTXSTS_PTXFSAVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXFSAVL",
+ "location": {
+ "column": "9",
+ "line": "14110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXFSAVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225765@macro@USB_OTG_HPTXSTS_PTXQSAV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
+ "location": {
+ "column": "9",
+ "line": "14111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225846@macro@USB_OTG_HPTXSTS_PTXQSAV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
+ "location": {
+ "column": "9",
+ "line": "14112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1225955@macro@USB_OTG_HPTXSTS_PTXQSAV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV",
+ "location": {
+ "column": "9",
+ "line": "14113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226091@macro@USB_OTG_HPTXSTS_PTXQSAV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_0",
+ "location": {
+ "column": "9",
+ "line": "14114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226200@macro@USB_OTG_HPTXSTS_PTXQSAV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_1",
+ "location": {
+ "column": "9",
+ "line": "14115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226309@macro@USB_OTG_HPTXSTS_PTXQSAV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_2",
+ "location": {
+ "column": "9",
+ "line": "14116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226418@macro@USB_OTG_HPTXSTS_PTXQSAV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_3",
+ "location": {
+ "column": "9",
+ "line": "14117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226527@macro@USB_OTG_HPTXSTS_PTXQSAV_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_4",
+ "location": {
+ "column": "9",
+ "line": "14118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226636@macro@USB_OTG_HPTXSTS_PTXQSAV_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_5",
+ "location": {
+ "column": "9",
+ "line": "14119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226745@macro@USB_OTG_HPTXSTS_PTXQSAV_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_6",
+ "location": {
+ "column": "9",
+ "line": "14120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226854@macro@USB_OTG_HPTXSTS_PTXQSAV_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQSAV_7",
+ "location": {
+ "column": "9",
+ "line": "14121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQSAV_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1226965@macro@USB_OTG_HPTXSTS_PTXQTOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227046@macro@USB_OTG_HPTXSTS_PTXQTOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227155@macro@USB_OTG_HPTXSTS_PTXQTOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP",
+ "location": {
+ "column": "9",
+ "line": "14125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227286@macro@USB_OTG_HPTXSTS_PTXQTOP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_0",
+ "location": {
+ "column": "9",
+ "line": "14126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227395@macro@USB_OTG_HPTXSTS_PTXQTOP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_1",
+ "location": {
+ "column": "9",
+ "line": "14127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227504@macro@USB_OTG_HPTXSTS_PTXQTOP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_2",
+ "location": {
+ "column": "9",
+ "line": "14128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227613@macro@USB_OTG_HPTXSTS_PTXQTOP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_3",
+ "location": {
+ "column": "9",
+ "line": "14129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227722@macro@USB_OTG_HPTXSTS_PTXQTOP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_4",
+ "location": {
+ "column": "9",
+ "line": "14130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227831@macro@USB_OTG_HPTXSTS_PTXQTOP_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_5",
+ "location": {
+ "column": "9",
+ "line": "14131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1227940@macro@USB_OTG_HPTXSTS_PTXQTOP_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_6",
+ "location": {
+ "column": "9",
+ "line": "14132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228049@macro@USB_OTG_HPTXSTS_PTXQTOP_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXSTS_PTXQTOP_7",
+ "location": {
+ "column": "9",
+ "line": "14133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXSTS_PTXQTOP_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228249@macro@USB_OTG_HAINT_HAINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINT_HAINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINT_HAINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228330@macro@USB_OTG_HAINT_HAINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINT_HAINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINT_HAINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228437@macro@USB_OTG_HAINT_HAINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINT_HAINT",
+ "location": {
+ "column": "9",
+ "line": "14138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINT_HAINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228637@macro@USB_OTG_DOEPMSK_XFRCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_XFRCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_XFRCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228718@macro@USB_OTG_DOEPMSK_XFRCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_XFRCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_XFRCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228824@macro@USB_OTG_DOEPMSK_XFRCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_XFRCM",
+ "location": {
+ "column": "9",
+ "line": "14143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_XFRCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1228959@macro@USB_OTG_DOEPMSK_EPDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_EPDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_EPDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229040@macro@USB_OTG_DOEPMSK_EPDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_EPDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_EPDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229145@macro@USB_OTG_DOEPMSK_EPDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_EPDM",
+ "location": {
+ "column": "9",
+ "line": "14146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_EPDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229280@macro@USB_OTG_DOEPMSK_AHBERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_AHBERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_AHBERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229335@macro@USB_OTG_DOEPMSK_AHBERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_AHBERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_AHBERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229443@macro@USB_OTG_DOEPMSK_AHBERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_AHBERRM",
+ "location": {
+ "column": "9",
+ "line": "14149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_AHBERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229578@macro@USB_OTG_DOEPMSK_STUPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_STUPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_STUPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229659@macro@USB_OTG_DOEPMSK_STUPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_STUPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_STUPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229765@macro@USB_OTG_DOEPMSK_STUPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_STUPM",
+ "location": {
+ "column": "9",
+ "line": "14152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_STUPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229900@macro@USB_OTG_DOEPMSK_OTEPDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1229981@macro@USB_OTG_DOEPMSK_OTEPDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230088@macro@USB_OTG_DOEPMSK_OTEPDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPDM",
+ "location": {
+ "column": "9",
+ "line": "14155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230223@macro@USB_OTG_DOEPMSK_OTEPSPRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPSPRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPSPRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230304@macro@USB_OTG_DOEPMSK_OTEPSPRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPSPRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPSPRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230413@macro@USB_OTG_DOEPMSK_OTEPSPRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OTEPSPRM",
+ "location": {
+ "column": "9",
+ "line": "14158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OTEPSPRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230548@macro@USB_OTG_DOEPMSK_B2BSTUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230629@macro@USB_OTG_DOEPMSK_B2BSTUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230737@macro@USB_OTG_DOEPMSK_B2BSTUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_B2BSTUP",
+ "location": {
+ "column": "9",
+ "line": "14161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_B2BSTUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230872@macro@USB_OTG_DOEPMSK_OPEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OPEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OPEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1230953@macro@USB_OTG_DOEPMSK_OPEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OPEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OPEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231058@macro@USB_OTG_DOEPMSK_OPEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_OPEM",
+ "location": {
+ "column": "9",
+ "line": "14164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_OPEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231193@macro@USB_OTG_DOEPMSK_BOIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BOIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BOIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231274@macro@USB_OTG_DOEPMSK_BOIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BOIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BOIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231379@macro@USB_OTG_DOEPMSK_BOIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BOIM",
+ "location": {
+ "column": "9",
+ "line": "14167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BOIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231514@macro@USB_OTG_DOEPMSK_BERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231570@macro@USB_OTG_DOEPMSK_BERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231676@macro@USB_OTG_DOEPMSK_BERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_BERRM",
+ "location": {
+ "column": "9",
+ "line": "14170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_BERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231811@macro@USB_OTG_DOEPMSK_NAKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NAKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NAKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231867@macro@USB_OTG_DOEPMSK_NAKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NAKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NAKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1231972@macro@USB_OTG_DOEPMSK_NAKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NAKM",
+ "location": {
+ "column": "9",
+ "line": "14173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NAKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232107@macro@USB_OTG_DOEPMSK_NYETM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NYETM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NYETM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232163@macro@USB_OTG_DOEPMSK_NYETM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NYETM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NYETM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232269@macro@USB_OTG_DOEPMSK_NYETM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPMSK_NYETM",
+ "location": {
+ "column": "9",
+ "line": "14176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPMSK_NYETM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232495@macro@USB_OTG_GINTSTS_CMOD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CMOD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CMOD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232576@macro@USB_OTG_GINTSTS_CMOD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CMOD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CMOD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232681@macro@USB_OTG_GINTSTS_CMOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CMOD",
+ "location": {
+ "column": "9",
+ "line": "14180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CMOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232816@macro@USB_OTG_GINTSTS_MMIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_MMIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_MMIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1232897@macro@USB_OTG_GINTSTS_MMIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_MMIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_MMIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233002@macro@USB_OTG_GINTSTS_MMIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_MMIS",
+ "location": {
+ "column": "9",
+ "line": "14183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_MMIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233137@macro@USB_OTG_GINTSTS_OTGINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OTGINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OTGINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233218@macro@USB_OTG_GINTSTS_OTGINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OTGINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OTGINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233325@macro@USB_OTG_GINTSTS_OTGINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OTGINT",
+ "location": {
+ "column": "9",
+ "line": "14186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OTGINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233460@macro@USB_OTG_GINTSTS_SOF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SOF_Pos",
+ "location": {
+ "column": "9",
+ "line": "14187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SOF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233541@macro@USB_OTG_GINTSTS_SOF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SOF_Msk",
+ "location": {
+ "column": "9",
+ "line": "14188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SOF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233645@macro@USB_OTG_GINTSTS_SOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SOF",
+ "location": {
+ "column": "9",
+ "line": "14189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233780@macro@USB_OTG_GINTSTS_RXFLVL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_RXFLVL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_RXFLVL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233861@macro@USB_OTG_GINTSTS_RXFLVL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_RXFLVL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_RXFLVL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1233968@macro@USB_OTG_GINTSTS_RXFLVL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_RXFLVL",
+ "location": {
+ "column": "9",
+ "line": "14192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_RXFLVL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234103@macro@USB_OTG_GINTSTS_NPTXFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_NPTXFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_NPTXFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234184@macro@USB_OTG_GINTSTS_NPTXFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_NPTXFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_NPTXFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234291@macro@USB_OTG_GINTSTS_NPTXFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_NPTXFE",
+ "location": {
+ "column": "9",
+ "line": "14195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_NPTXFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234426@macro@USB_OTG_GINTSTS_GINAKEFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_GINAKEFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "14196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_GINAKEFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234507@macro@USB_OTG_GINTSTS_GINAKEFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_GINAKEFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "14197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_GINAKEFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234616@macro@USB_OTG_GINTSTS_GINAKEFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_GINAKEFF",
+ "location": {
+ "column": "9",
+ "line": "14198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_GINAKEFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234751@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "14199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234832@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "14200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1234943@macro@USB_OTG_GINTSTS_BOUTNAKEFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_BOUTNAKEFF",
+ "location": {
+ "column": "9",
+ "line": "14201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_BOUTNAKEFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235079@macro@USB_OTG_GINTSTS_ESUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ESUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ESUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235160@macro@USB_OTG_GINTSTS_ESUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ESUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ESUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235266@macro@USB_OTG_GINTSTS_ESUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ESUSP",
+ "location": {
+ "column": "9",
+ "line": "14204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ESUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235401@macro@USB_OTG_GINTSTS_USBSUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBSUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBSUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235482@macro@USB_OTG_GINTSTS_USBSUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBSUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBSUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235590@macro@USB_OTG_GINTSTS_USBSUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBSUSP",
+ "location": {
+ "column": "9",
+ "line": "14207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBSUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235725@macro@USB_OTG_GINTSTS_USBRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235806@macro@USB_OTG_GINTSTS_USBRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1235913@macro@USB_OTG_GINTSTS_USBRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_USBRST",
+ "location": {
+ "column": "9",
+ "line": "14210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_USBRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236048@macro@USB_OTG_GINTSTS_ENUMDNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ENUMDNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ENUMDNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236129@macro@USB_OTG_GINTSTS_ENUMDNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ENUMDNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ENUMDNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236237@macro@USB_OTG_GINTSTS_ENUMDNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ENUMDNE",
+ "location": {
+ "column": "9",
+ "line": "14213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ENUMDNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236372@macro@USB_OTG_GINTSTS_ISOODRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ISOODRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ISOODRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236453@macro@USB_OTG_GINTSTS_ISOODRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ISOODRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ISOODRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236561@macro@USB_OTG_GINTSTS_ISOODRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_ISOODRP",
+ "location": {
+ "column": "9",
+ "line": "14216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_ISOODRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236696@macro@USB_OTG_GINTSTS_EOPF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_EOPF_Pos",
+ "location": {
+ "column": "9",
+ "line": "14217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_EOPF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236777@macro@USB_OTG_GINTSTS_EOPF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_EOPF_Msk",
+ "location": {
+ "column": "9",
+ "line": "14218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_EOPF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1236882@macro@USB_OTG_GINTSTS_EOPF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_EOPF",
+ "location": {
+ "column": "9",
+ "line": "14219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_EOPF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237017@macro@USB_OTG_GINTSTS_IEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237098@macro@USB_OTG_GINTSTS_IEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237205@macro@USB_OTG_GINTSTS_IEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IEPINT",
+ "location": {
+ "column": "9",
+ "line": "14222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237340@macro@USB_OTG_GINTSTS_OEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237421@macro@USB_OTG_GINTSTS_OEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237528@macro@USB_OTG_GINTSTS_OEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_OEPINT",
+ "location": {
+ "column": "9",
+ "line": "14225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_OEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237663@macro@USB_OTG_GINTSTS_IISOIXFR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IISOIXFR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IISOIXFR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237744@macro@USB_OTG_GINTSTS_IISOIXFR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IISOIXFR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IISOIXFR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237853@macro@USB_OTG_GINTSTS_IISOIXFR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_IISOIXFR",
+ "location": {
+ "column": "9",
+ "line": "14228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_IISOIXFR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1237988@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238069@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238187@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
+ "location": {
+ "column": "9",
+ "line": "14231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238330@macro@USB_OTG_GINTSTS_DATAFSUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238411@macro@USB_OTG_GINTSTS_DATAFSUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238521@macro@USB_OTG_GINTSTS_DATAFSUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DATAFSUSP",
+ "location": {
+ "column": "9",
+ "line": "14234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DATAFSUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238656@macro@USB_OTG_GINTSTS_HPRTINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HPRTINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HPRTINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238737@macro@USB_OTG_GINTSTS_HPRTINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HPRTINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HPRTINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238845@macro@USB_OTG_GINTSTS_HPRTINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HPRTINT",
+ "location": {
+ "column": "9",
+ "line": "14237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HPRTINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1238980@macro@USB_OTG_GINTSTS_HCINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HCINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HCINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239061@macro@USB_OTG_GINTSTS_HCINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HCINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HCINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239167@macro@USB_OTG_GINTSTS_HCINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_HCINT",
+ "location": {
+ "column": "9",
+ "line": "14240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_HCINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239302@macro@USB_OTG_GINTSTS_PTXFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PTXFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PTXFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239383@macro@USB_OTG_GINTSTS_PTXFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PTXFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PTXFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239489@macro@USB_OTG_GINTSTS_PTXFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_PTXFE",
+ "location": {
+ "column": "9",
+ "line": "14243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_PTXFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239624@macro@USB_OTG_GINTSTS_CIDSCHG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CIDSCHG_Pos",
+ "location": {
+ "column": "9",
+ "line": "14244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CIDSCHG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239705@macro@USB_OTG_GINTSTS_CIDSCHG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CIDSCHG_Msk",
+ "location": {
+ "column": "9",
+ "line": "14245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CIDSCHG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239813@macro@USB_OTG_GINTSTS_CIDSCHG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_CIDSCHG",
+ "location": {
+ "column": "9",
+ "line": "14246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_CIDSCHG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1239948@macro@USB_OTG_GINTSTS_DISCINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DISCINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DISCINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240029@macro@USB_OTG_GINTSTS_DISCINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DISCINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DISCINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240137@macro@USB_OTG_GINTSTS_DISCINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_DISCINT",
+ "location": {
+ "column": "9",
+ "line": "14249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_DISCINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240272@macro@USB_OTG_GINTSTS_SRQINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SRQINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SRQINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240353@macro@USB_OTG_GINTSTS_SRQINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SRQINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SRQINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240460@macro@USB_OTG_GINTSTS_SRQINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_SRQINT",
+ "location": {
+ "column": "9",
+ "line": "14252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_SRQINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240595@macro@USB_OTG_GINTSTS_WKUINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_WKUINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_WKUINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240676@macro@USB_OTG_GINTSTS_WKUINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_WKUINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_WKUINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1240783@macro@USB_OTG_GINTSTS_WKUINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTSTS_WKUINT",
+ "location": {
+ "column": "9",
+ "line": "14255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTSTS_WKUINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241011@macro@USB_OTG_GINTMSK_MMISM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_MMISM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_MMISM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241092@macro@USB_OTG_GINTMSK_MMISM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_MMISM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_MMISM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241198@macro@USB_OTG_GINTMSK_MMISM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_MMISM",
+ "location": {
+ "column": "9",
+ "line": "14260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_MMISM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241338@macro@USB_OTG_GINTMSK_OTGINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OTGINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OTGINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241419@macro@USB_OTG_GINTMSK_OTGINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OTGINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OTGINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241526@macro@USB_OTG_GINTMSK_OTGINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OTGINT",
+ "location": {
+ "column": "9",
+ "line": "14263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OTGINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241666@macro@USB_OTG_GINTMSK_SOFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SOFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SOFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241747@macro@USB_OTG_GINTMSK_SOFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SOFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SOFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241852@macro@USB_OTG_GINTMSK_SOFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SOFM",
+ "location": {
+ "column": "9",
+ "line": "14266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SOFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1241992@macro@USB_OTG_GINTMSK_RXFLVLM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_RXFLVLM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_RXFLVLM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242073@macro@USB_OTG_GINTMSK_RXFLVLM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_RXFLVLM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_RXFLVLM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242181@macro@USB_OTG_GINTMSK_RXFLVLM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_RXFLVLM",
+ "location": {
+ "column": "9",
+ "line": "14269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_RXFLVLM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242321@macro@USB_OTG_GINTMSK_NPTXFEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_NPTXFEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_NPTXFEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242402@macro@USB_OTG_GINTMSK_NPTXFEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_NPTXFEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_NPTXFEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242510@macro@USB_OTG_GINTMSK_NPTXFEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_NPTXFEM",
+ "location": {
+ "column": "9",
+ "line": "14272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_NPTXFEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242650@macro@USB_OTG_GINTMSK_GINAKEFFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242731@macro@USB_OTG_GINTMSK_GINAKEFFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242841@macro@USB_OTG_GINTMSK_GINAKEFFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GINAKEFFM",
+ "location": {
+ "column": "9",
+ "line": "14275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GINAKEFFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1242981@macro@USB_OTG_GINTMSK_GONAKEFFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243062@macro@USB_OTG_GINTMSK_GONAKEFFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243172@macro@USB_OTG_GINTMSK_GONAKEFFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_GONAKEFFM",
+ "location": {
+ "column": "9",
+ "line": "14278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_GONAKEFFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243312@macro@USB_OTG_GINTMSK_ESUSPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ESUSPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ESUSPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243393@macro@USB_OTG_GINTMSK_ESUSPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ESUSPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ESUSPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243500@macro@USB_OTG_GINTMSK_ESUSPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ESUSPM",
+ "location": {
+ "column": "9",
+ "line": "14281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ESUSPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243640@macro@USB_OTG_GINTMSK_USBSUSPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBSUSPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBSUSPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243721@macro@USB_OTG_GINTMSK_USBSUSPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBSUSPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBSUSPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243830@macro@USB_OTG_GINTMSK_USBSUSPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBSUSPM",
+ "location": {
+ "column": "9",
+ "line": "14284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBSUSPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1243970@macro@USB_OTG_GINTMSK_USBRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244051@macro@USB_OTG_GINTMSK_USBRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244158@macro@USB_OTG_GINTMSK_USBRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_USBRST",
+ "location": {
+ "column": "9",
+ "line": "14287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_USBRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244298@macro@USB_OTG_GINTMSK_ENUMDNEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244379@macro@USB_OTG_GINTMSK_ENUMDNEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244488@macro@USB_OTG_GINTMSK_ENUMDNEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ENUMDNEM",
+ "location": {
+ "column": "9",
+ "line": "14290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ENUMDNEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244628@macro@USB_OTG_GINTMSK_ISOODRPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ISOODRPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ISOODRPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244709@macro@USB_OTG_GINTMSK_ISOODRPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ISOODRPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ISOODRPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244818@macro@USB_OTG_GINTMSK_ISOODRPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_ISOODRPM",
+ "location": {
+ "column": "9",
+ "line": "14293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_ISOODRPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1244958@macro@USB_OTG_GINTMSK_EOPFM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EOPFM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EOPFM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245039@macro@USB_OTG_GINTMSK_EOPFM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EOPFM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EOPFM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245145@macro@USB_OTG_GINTMSK_EOPFM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EOPFM",
+ "location": {
+ "column": "9",
+ "line": "14296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EOPFM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245285@macro@USB_OTG_GINTMSK_EPMISM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EPMISM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EPMISM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245366@macro@USB_OTG_GINTMSK_EPMISM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EPMISM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EPMISM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245473@macro@USB_OTG_GINTMSK_EPMISM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_EPMISM",
+ "location": {
+ "column": "9",
+ "line": "14299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_EPMISM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245613@macro@USB_OTG_GINTMSK_IEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245694@macro@USB_OTG_GINTMSK_IEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245801@macro@USB_OTG_GINTMSK_IEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IEPINT",
+ "location": {
+ "column": "9",
+ "line": "14302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1245941@macro@USB_OTG_GINTMSK_OEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246022@macro@USB_OTG_GINTMSK_OEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246129@macro@USB_OTG_GINTMSK_OEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_OEPINT",
+ "location": {
+ "column": "9",
+ "line": "14305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_OEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246269@macro@USB_OTG_GINTMSK_IISOIXFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246350@macro@USB_OTG_GINTMSK_IISOIXFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246460@macro@USB_OTG_GINTMSK_IISOIXFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_IISOIXFRM",
+ "location": {
+ "column": "9",
+ "line": "14308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_IISOIXFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246600@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246681@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246797@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
+ "location": {
+ "column": "9",
+ "line": "14311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1246943@macro@USB_OTG_GINTMSK_FSUSPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_FSUSPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_FSUSPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247024@macro@USB_OTG_GINTMSK_FSUSPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_FSUSPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_FSUSPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247131@macro@USB_OTG_GINTMSK_FSUSPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_FSUSPM",
+ "location": {
+ "column": "9",
+ "line": "14314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_FSUSPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247271@macro@USB_OTG_GINTMSK_PRTIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PRTIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PRTIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247352@macro@USB_OTG_GINTMSK_PRTIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PRTIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PRTIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247458@macro@USB_OTG_GINTMSK_PRTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PRTIM",
+ "location": {
+ "column": "9",
+ "line": "14317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PRTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247598@macro@USB_OTG_GINTMSK_HCIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_HCIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_HCIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247679@macro@USB_OTG_GINTMSK_HCIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_HCIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_HCIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247784@macro@USB_OTG_GINTMSK_HCIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_HCIM",
+ "location": {
+ "column": "9",
+ "line": "14320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_HCIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1247924@macro@USB_OTG_GINTMSK_PTXFEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PTXFEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PTXFEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248005@macro@USB_OTG_GINTMSK_PTXFEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PTXFEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PTXFEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248112@macro@USB_OTG_GINTMSK_PTXFEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_PTXFEM",
+ "location": {
+ "column": "9",
+ "line": "14323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_PTXFEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248252@macro@USB_OTG_GINTMSK_CIDSCHGM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248333@macro@USB_OTG_GINTMSK_CIDSCHGM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248442@macro@USB_OTG_GINTMSK_CIDSCHGM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_CIDSCHGM",
+ "location": {
+ "column": "9",
+ "line": "14326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_CIDSCHGM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248582@macro@USB_OTG_GINTMSK_DISCINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_DISCINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_DISCINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248663@macro@USB_OTG_GINTMSK_DISCINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_DISCINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_DISCINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248771@macro@USB_OTG_GINTMSK_DISCINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_DISCINT",
+ "location": {
+ "column": "9",
+ "line": "14329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_DISCINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248911@macro@USB_OTG_GINTMSK_SRQIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SRQIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SRQIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1248992@macro@USB_OTG_GINTMSK_SRQIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SRQIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SRQIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249098@macro@USB_OTG_GINTMSK_SRQIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_SRQIM",
+ "location": {
+ "column": "9",
+ "line": "14332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_SRQIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249238@macro@USB_OTG_GINTMSK_WUIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_WUIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_WUIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249319@macro@USB_OTG_GINTMSK_WUIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_WUIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_WUIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249424@macro@USB_OTG_GINTMSK_WUIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GINTMSK_WUIM",
+ "location": {
+ "column": "9",
+ "line": "14335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GINTMSK_WUIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249655@macro@USB_OTG_DAINT_IEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_IEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_IEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249736@macro@USB_OTG_DAINT_IEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_IEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_IEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249844@macro@USB_OTG_DAINT_IEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_IEPINT",
+ "location": {
+ "column": "9",
+ "line": "14340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_IEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1249960@macro@USB_OTG_DAINT_OEPINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_OEPINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_OEPINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250041@macro@USB_OTG_DAINT_OEPINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_OEPINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_OEPINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250149@macro@USB_OTG_DAINT_OEPINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINT_OEPINT",
+ "location": {
+ "column": "9",
+ "line": "14343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINT_OEPINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250359@macro@USB_OTG_HAINTMSK_HAINTM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINTMSK_HAINTM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINTMSK_HAINTM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250440@macro@USB_OTG_HAINTMSK_HAINTM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINTMSK_HAINTM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINTMSK_HAINTM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250551@macro@USB_OTG_HAINTMSK_HAINTM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HAINTMSK_HAINTM",
+ "location": {
+ "column": "9",
+ "line": "14348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HAINTMSK_HAINTM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250755@macro@USB_OTG_GRXSTSP_EPNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_EPNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_EPNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250836@macro@USB_OTG_GRXSTSP_EPNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_EPNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_EPNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1250942@macro@USB_OTG_GRXSTSP_EPNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_EPNUM",
+ "location": {
+ "column": "9",
+ "line": "14353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_EPNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251057@macro@USB_OTG_GRXSTSP_BCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_BCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_BCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251138@macro@USB_OTG_GRXSTSP_BCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_BCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_BCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251245@macro@USB_OTG_GRXSTSP_BCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_BCNT",
+ "location": {
+ "column": "9",
+ "line": "14356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_BCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251360@macro@USB_OTG_GRXSTSP_DPID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_DPID_Pos",
+ "location": {
+ "column": "9",
+ "line": "14357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_DPID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251441@macro@USB_OTG_GRXSTSP_DPID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_DPID_Msk",
+ "location": {
+ "column": "9",
+ "line": "14358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_DPID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251546@macro@USB_OTG_GRXSTSP_DPID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_DPID",
+ "location": {
+ "column": "9",
+ "line": "14359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_DPID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251661@macro@USB_OTG_GRXSTSP_PKTSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_PKTSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_PKTSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251742@macro@USB_OTG_GRXSTSP_PKTSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_PKTSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_PKTSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1251849@macro@USB_OTG_GRXSTSP_PKTSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXSTSP_PKTSTS",
+ "location": {
+ "column": "9",
+ "line": "14362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXSTSP_PKTSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252058@macro@USB_OTG_DAINTMSK_IEPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_IEPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_IEPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252139@macro@USB_OTG_DAINTMSK_IEPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_IEPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_IEPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252248@macro@USB_OTG_DAINTMSK_IEPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_IEPM",
+ "location": {
+ "column": "9",
+ "line": "14367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_IEPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252362@macro@USB_OTG_DAINTMSK_OEPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_OEPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_OEPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252443@macro@USB_OTG_DAINTMSK_OEPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_OEPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_OEPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252552@macro@USB_OTG_DAINTMSK_OEPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DAINTMSK_OEPM",
+ "location": {
+ "column": "9",
+ "line": "14370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DAINTMSK_OEPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252760@macro@USB_OTG_GRXFSIZ_RXFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXFSIZ_RXFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXFSIZ_RXFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252841@macro@USB_OTG_GRXFSIZ_RXFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXFSIZ_RXFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXFSIZ_RXFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1252949@macro@USB_OTG_GRXFSIZ_RXFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GRXFSIZ_RXFD",
+ "location": {
+ "column": "9",
+ "line": "14375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GRXFSIZ_RXFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253144@macro@USB_OTG_DVBUSDIS_VBUSDT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253225@macro@USB_OTG_DVBUSDIS_VBUSDT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253336@macro@USB_OTG_DVBUSDIS_VBUSDT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSDIS_VBUSDT",
+ "location": {
+ "column": "9",
+ "line": "14380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSDIS_VBUSDT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253532@macro@USB_OTG_NPTXFSA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFSA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFSA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253613@macro@USB_OTG_NPTXFSA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFSA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFSA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253716@macro@USB_OTG_NPTXFSA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFSA",
+ "location": {
+ "column": "9",
+ "line": "14385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFSA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253843@macro@USB_OTG_NPTXFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1253924@macro@USB_OTG_NPTXFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254026@macro@USB_OTG_NPTXFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_NPTXFD",
+ "location": {
+ "column": "9",
+ "line": "14388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_NPTXFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254153@macro@USB_OTG_TX0FSA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FSA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FSA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254234@macro@USB_OTG_TX0FSA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FSA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FSA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254336@macro@USB_OTG_TX0FSA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FSA",
+ "location": {
+ "column": "9",
+ "line": "14391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FSA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254463@macro@USB_OTG_TX0FD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254544@macro@USB_OTG_TX0FD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254645@macro@USB_OTG_TX0FD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_TX0FD",
+ "location": {
+ "column": "9",
+ "line": "14394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_TX0FD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254867@macro@USB_OTG_DVBUSPULSE_DVBUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1254948@macro@USB_OTG_DVBUSPULSE_DVBUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255060@macro@USB_OTG_DVBUSPULSE_DVBUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DVBUSPULSE_DVBUSP",
+ "location": {
+ "column": "9",
+ "line": "14399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DVBUSPULSE_DVBUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255267@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
+ "location": {
+ "column": "9",
+ "line": "14402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255348@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
+ "location": {
+ "column": "9",
+ "line": "14403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255461@macro@USB_OTG_GNPTXSTS_NPTXFSAV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXFSAV",
+ "location": {
+ "column": "9",
+ "line": "14404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXFSAV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255586@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
+ "location": {
+ "column": "9",
+ "line": "14406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255667@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
+ "location": {
+ "column": "9",
+ "line": "14407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255778@macro@USB_OTG_GNPTXSTS_NPTQXSAV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV",
+ "location": {
+ "column": "9",
+ "line": "14408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1255917@macro@USB_OTG_GNPTXSTS_NPTQXSAV_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
+ "location": {
+ "column": "9",
+ "line": "14409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256028@macro@USB_OTG_GNPTXSTS_NPTQXSAV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
+ "location": {
+ "column": "9",
+ "line": "14410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256139@macro@USB_OTG_GNPTXSTS_NPTQXSAV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
+ "location": {
+ "column": "9",
+ "line": "14411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256250@macro@USB_OTG_GNPTXSTS_NPTQXSAV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
+ "location": {
+ "column": "9",
+ "line": "14412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256361@macro@USB_OTG_GNPTXSTS_NPTQXSAV_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
+ "location": {
+ "column": "9",
+ "line": "14413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256472@macro@USB_OTG_GNPTXSTS_NPTQXSAV_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
+ "location": {
+ "column": "9",
+ "line": "14414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256583@macro@USB_OTG_GNPTXSTS_NPTQXSAV_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
+ "location": {
+ "column": "9",
+ "line": "14415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256694@macro@USB_OTG_GNPTXSTS_NPTQXSAV_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
+ "location": {
+ "column": "9",
+ "line": "14416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256807@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256888@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1256999@macro@USB_OTG_GNPTXSTS_NPTXQTOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP",
+ "location": {
+ "column": "9",
+ "line": "14420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257133@macro@USB_OTG_GNPTXSTS_NPTXQTOP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
+ "location": {
+ "column": "9",
+ "line": "14421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257244@macro@USB_OTG_GNPTXSTS_NPTXQTOP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
+ "location": {
+ "column": "9",
+ "line": "14422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257355@macro@USB_OTG_GNPTXSTS_NPTXQTOP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
+ "location": {
+ "column": "9",
+ "line": "14423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257466@macro@USB_OTG_GNPTXSTS_NPTXQTOP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
+ "location": {
+ "column": "9",
+ "line": "14424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257577@macro@USB_OTG_GNPTXSTS_NPTXQTOP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
+ "location": {
+ "column": "9",
+ "line": "14425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257688@macro@USB_OTG_GNPTXSTS_NPTXQTOP_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
+ "location": {
+ "column": "9",
+ "line": "14426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1257799@macro@USB_OTG_GNPTXSTS_NPTXQTOP_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
+ "location": {
+ "column": "9",
+ "line": "14427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258003@macro@USB_OTG_DTHRCTL_NONISOTHREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258084@macro@USB_OTG_DTHRCTL_NONISOTHREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258196@macro@USB_OTG_DTHRCTL_NONISOTHREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_NONISOTHREN",
+ "location": {
+ "column": "9",
+ "line": "14432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_NONISOTHREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258331@macro@USB_OTG_DTHRCTL_ISOTHREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258412@macro@USB_OTG_DTHRCTL_ISOTHREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258521@macro@USB_OTG_DTHRCTL_ISOTHREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ISOTHREN",
+ "location": {
+ "column": "9",
+ "line": "14435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ISOTHREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258644@macro@USB_OTG_DTHRCTL_TXTHRLEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258725@macro@USB_OTG_DTHRCTL_TXTHRLEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258836@macro@USB_OTG_DTHRCTL_TXTHRLEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN",
+ "location": {
+ "column": "9",
+ "line": "14439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1258950@macro@USB_OTG_DTHRCTL_TXTHRLEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_0",
+ "location": {
+ "column": "9",
+ "line": "14440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259061@macro@USB_OTG_DTHRCTL_TXTHRLEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_1",
+ "location": {
+ "column": "9",
+ "line": "14441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259172@macro@USB_OTG_DTHRCTL_TXTHRLEN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_2",
+ "location": {
+ "column": "9",
+ "line": "14442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259283@macro@USB_OTG_DTHRCTL_TXTHRLEN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_3",
+ "location": {
+ "column": "9",
+ "line": "14443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259394@macro@USB_OTG_DTHRCTL_TXTHRLEN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_4",
+ "location": {
+ "column": "9",
+ "line": "14444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259505@macro@USB_OTG_DTHRCTL_TXTHRLEN_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_5",
+ "location": {
+ "column": "9",
+ "line": "14445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259616@macro@USB_OTG_DTHRCTL_TXTHRLEN_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_6",
+ "location": {
+ "column": "9",
+ "line": "14446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259727@macro@USB_OTG_DTHRCTL_TXTHRLEN_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_7",
+ "location": {
+ "column": "9",
+ "line": "14447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259838@macro@USB_OTG_DTHRCTL_TXTHRLEN_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_TXTHRLEN_8",
+ "location": {
+ "column": "9",
+ "line": "14448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_TXTHRLEN_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1259949@macro@USB_OTG_DTHRCTL_RXTHREN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHREN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHREN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260030@macro@USB_OTG_DTHRCTL_RXTHREN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHREN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHREN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260138@macro@USB_OTG_DTHRCTL_RXTHREN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHREN",
+ "location": {
+ "column": "9",
+ "line": "14451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHREN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260253@macro@USB_OTG_DTHRCTL_RXTHRLEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260334@macro@USB_OTG_DTHRCTL_RXTHRLEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260445@macro@USB_OTG_DTHRCTL_RXTHRLEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN",
+ "location": {
+ "column": "9",
+ "line": "14455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260558@macro@USB_OTG_DTHRCTL_RXTHRLEN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_0",
+ "location": {
+ "column": "9",
+ "line": "14456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260669@macro@USB_OTG_DTHRCTL_RXTHRLEN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_1",
+ "location": {
+ "column": "9",
+ "line": "14457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260780@macro@USB_OTG_DTHRCTL_RXTHRLEN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_2",
+ "location": {
+ "column": "9",
+ "line": "14458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1260891@macro@USB_OTG_DTHRCTL_RXTHRLEN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_3",
+ "location": {
+ "column": "9",
+ "line": "14459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261002@macro@USB_OTG_DTHRCTL_RXTHRLEN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_4",
+ "location": {
+ "column": "9",
+ "line": "14460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261113@macro@USB_OTG_DTHRCTL_RXTHRLEN_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_5",
+ "location": {
+ "column": "9",
+ "line": "14461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261224@macro@USB_OTG_DTHRCTL_RXTHRLEN_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_6",
+ "location": {
+ "column": "9",
+ "line": "14462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261335@macro@USB_OTG_DTHRCTL_RXTHRLEN_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_7",
+ "location": {
+ "column": "9",
+ "line": "14463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261446@macro@USB_OTG_DTHRCTL_RXTHRLEN_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_RXTHRLEN_8",
+ "location": {
+ "column": "9",
+ "line": "14464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_RXTHRLEN_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261557@macro@USB_OTG_DTHRCTL_ARPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ARPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ARPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261638@macro@USB_OTG_DTHRCTL_ARPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ARPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ARPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261744@macro@USB_OTG_DTHRCTL_ARPEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTHRCTL_ARPEN",
+ "location": {
+ "column": "9",
+ "line": "14467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTHRCTL_ARPEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1261951@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262032@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262148@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
+ "location": {
+ "column": "9",
+ "line": "14472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262373@macro@USB_OTG_DEACHINT_IEP1INT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_IEP1INT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_IEP1INT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262454@macro@USB_OTG_DEACHINT_IEP1INT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_IEP1INT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_IEP1INT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262563@macro@USB_OTG_DEACHINT_IEP1INT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_IEP1INT",
+ "location": {
+ "column": "9",
+ "line": "14477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_IEP1INT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262680@macro@USB_OTG_DEACHINT_OEP1INT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_OEP1INT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_OEP1INT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262761@macro@USB_OTG_DEACHINT_OEP1INT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_OEP1INT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_OEP1INT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1262870@macro@USB_OTG_DEACHINT_OEP1INT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINT_OEP1INT",
+ "location": {
+ "column": "9",
+ "line": "14480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINT_OEP1INT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263078@macro@USB_OTG_GCCFG_PWRDWN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_PWRDWN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_PWRDWN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263159@macro@USB_OTG_GCCFG_PWRDWN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_PWRDWN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_PWRDWN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263264@macro@USB_OTG_GCCFG_PWRDWN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_PWRDWN",
+ "location": {
+ "column": "9",
+ "line": "14485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_PWRDWN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263363@macro@USB_OTG_GCCFG_I2CPADEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_I2CPADEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_I2CPADEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263444@macro@USB_OTG_GCCFG_I2CPADEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_I2CPADEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_I2CPADEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263551@macro@USB_OTG_GCCFG_I2CPADEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_I2CPADEN",
+ "location": {
+ "column": "9",
+ "line": "14488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_I2CPADEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263700@macro@USB_OTG_GCCFG_VBUSASEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSASEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSASEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263781@macro@USB_OTG_GCCFG_VBUSASEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSASEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSASEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1263888@macro@USB_OTG_GCCFG_VBUSASEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSASEN",
+ "location": {
+ "column": "9",
+ "line": "14491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSASEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264007@macro@USB_OTG_GCCFG_VBUSBSEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSBSEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSBSEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264088@macro@USB_OTG_GCCFG_VBUSBSEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSBSEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSBSEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264195@macro@USB_OTG_GCCFG_VBUSBSEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_VBUSBSEN",
+ "location": {
+ "column": "9",
+ "line": "14494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_VBUSBSEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264314@macro@USB_OTG_GCCFG_SOFOUTEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_SOFOUTEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_SOFOUTEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264395@macro@USB_OTG_GCCFG_SOFOUTEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_SOFOUTEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_SOFOUTEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264502@macro@USB_OTG_GCCFG_SOFOUTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_SOFOUTEN",
+ "location": {
+ "column": "9",
+ "line": "14497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_SOFOUTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264608@macro@USB_OTG_GCCFG_NOVBUSSENS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264689@macro@USB_OTG_GCCFG_NOVBUSSENS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1264798@macro@USB_OTG_GCCFG_NOVBUSSENS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_GCCFG_NOVBUSSENS",
+ "location": {
+ "column": "9",
+ "line": "14500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_GCCFG_NOVBUSSENS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265010@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265091@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265204@macro@USB_OTG_DEACHINTMSK_IEP1INTM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_IEP1INTM",
+ "location": {
+ "column": "9",
+ "line": "14505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_IEP1INTM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265329@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265410@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265523@macro@USB_OTG_DEACHINTMSK_OEP1INTM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DEACHINTMSK_OEP1INTM",
+ "location": {
+ "column": "9",
+ "line": "14508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DEACHINTMSK_OEP1INTM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265737@macro@USB_OTG_CID_PRODUCT_ID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CID_PRODUCT_ID_Pos",
+ "location": {
+ "column": "9",
+ "line": "14511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CID_PRODUCT_ID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265818@macro@USB_OTG_CID_PRODUCT_ID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CID_PRODUCT_ID_Msk",
+ "location": {
+ "column": "9",
+ "line": "14512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CID_PRODUCT_ID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1265932@macro@USB_OTG_CID_PRODUCT_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CID_PRODUCT_ID",
+ "location": {
+ "column": "9",
+ "line": "14513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CID_PRODUCT_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266135@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266216@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266327@macro@USB_OTG_DIEPEACHMSK1_XFRCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_XFRCM",
+ "location": {
+ "column": "9",
+ "line": "14518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_XFRCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266466@macro@USB_OTG_DIEPEACHMSK1_EPDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266547@macro@USB_OTG_DIEPEACHMSK1_EPDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266657@macro@USB_OTG_DIEPEACHMSK1_EPDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_EPDM",
+ "location": {
+ "column": "9",
+ "line": "14521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_EPDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266795@macro@USB_OTG_DIEPEACHMSK1_TOM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266876@macro@USB_OTG_DIEPEACHMSK1_TOM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1266985@macro@USB_OTG_DIEPEACHMSK1_TOM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TOM",
+ "location": {
+ "column": "9",
+ "line": "14524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TOM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267123@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267204@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267319@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
+ "location": {
+ "column": "9",
+ "line": "14527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267462@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267543@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267656@macro@USB_OTG_DIEPEACHMSK1_INEPNMM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNMM",
+ "location": {
+ "column": "9",
+ "line": "14530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNMM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267797@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267878@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1267991@macro@USB_OTG_DIEPEACHMSK1_INEPNEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_INEPNEM",
+ "location": {
+ "column": "9",
+ "line": "14533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_INEPNEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268132@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268213@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268325@macro@USB_OTG_DIEPEACHMSK1_TXFURM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_TXFURM",
+ "location": {
+ "column": "9",
+ "line": "14536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_TXFURM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268465@macro@USB_OTG_DIEPEACHMSK1_BIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268546@macro@USB_OTG_DIEPEACHMSK1_BIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268655@macro@USB_OTG_DIEPEACHMSK1_BIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_BIM",
+ "location": {
+ "column": "9",
+ "line": "14539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_BIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268793@macro@USB_OTG_DIEPEACHMSK1_NAKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268874@macro@USB_OTG_DIEPEACHMSK1_NAKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1268984@macro@USB_OTG_DIEPEACHMSK1_NAKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPEACHMSK1_NAKM",
+ "location": {
+ "column": "9",
+ "line": "14542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPEACHMSK1_NAKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269212@macro@USB_OTG_HPRT_PCSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269293@macro@USB_OTG_HPRT_PCSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269396@macro@USB_OTG_HPRT_PCSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCSTS",
+ "location": {
+ "column": "9",
+ "line": "14547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269511@macro@USB_OTG_HPRT_PCDET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCDET_Pos",
+ "location": {
+ "column": "9",
+ "line": "14548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCDET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269592@macro@USB_OTG_HPRT_PCDET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCDET_Msk",
+ "location": {
+ "column": "9",
+ "line": "14549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCDET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269695@macro@USB_OTG_HPRT_PCDET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PCDET",
+ "location": {
+ "column": "9",
+ "line": "14550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PCDET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269810@macro@USB_OTG_HPRT_PENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269891@macro@USB_OTG_HPRT_PENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1269993@macro@USB_OTG_HPRT_PENA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENA",
+ "location": {
+ "column": "9",
+ "line": "14553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270108@macro@USB_OTG_HPRT_PENCHNG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENCHNG_Pos",
+ "location": {
+ "column": "9",
+ "line": "14554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENCHNG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270189@macro@USB_OTG_HPRT_PENCHNG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENCHNG_Msk",
+ "location": {
+ "column": "9",
+ "line": "14555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENCHNG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270294@macro@USB_OTG_HPRT_PENCHNG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PENCHNG",
+ "location": {
+ "column": "9",
+ "line": "14556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PENCHNG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270409@macro@USB_OTG_HPRT_POCA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270490@macro@USB_OTG_HPRT_POCA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270592@macro@USB_OTG_HPRT_POCA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCA",
+ "location": {
+ "column": "9",
+ "line": "14559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270707@macro@USB_OTG_HPRT_POCCHNG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCCHNG_Pos",
+ "location": {
+ "column": "9",
+ "line": "14560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCCHNG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270788@macro@USB_OTG_HPRT_POCCHNG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCCHNG_Msk",
+ "location": {
+ "column": "9",
+ "line": "14561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCCHNG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1270893@macro@USB_OTG_HPRT_POCCHNG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_POCCHNG",
+ "location": {
+ "column": "9",
+ "line": "14562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_POCCHNG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271008@macro@USB_OTG_HPRT_PRES_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRES_Pos",
+ "location": {
+ "column": "9",
+ "line": "14563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRES_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271089@macro@USB_OTG_HPRT_PRES_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRES_Msk",
+ "location": {
+ "column": "9",
+ "line": "14564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRES_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271191@macro@USB_OTG_HPRT_PRES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRES",
+ "location": {
+ "column": "9",
+ "line": "14565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271306@macro@USB_OTG_HPRT_PSUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271387@macro@USB_OTG_HPRT_PSUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271490@macro@USB_OTG_HPRT_PSUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSUSP",
+ "location": {
+ "column": "9",
+ "line": "14568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271605@macro@USB_OTG_HPRT_PRST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRST_Pos",
+ "location": {
+ "column": "9",
+ "line": "14569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271686@macro@USB_OTG_HPRT_PRST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRST_Msk",
+ "location": {
+ "column": "9",
+ "line": "14570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271788@macro@USB_OTG_HPRT_PRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PRST",
+ "location": {
+ "column": "9",
+ "line": "14571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271905@macro@USB_OTG_HPRT_PLSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PLSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PLSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1271986@macro@USB_OTG_HPRT_PLSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PLSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PLSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272089@macro@USB_OTG_HPRT_PLSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PLSTS",
+ "location": {
+ "column": "9",
+ "line": "14575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PLSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272204@macro@USB_OTG_HPRT_PLSTS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PLSTS_0",
+ "location": {
+ "column": "9",
+ "line": "14576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PLSTS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272307@macro@USB_OTG_HPRT_PLSTS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PLSTS_1",
+ "location": {
+ "column": "9",
+ "line": "14577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PLSTS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272410@macro@USB_OTG_HPRT_PPWR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PPWR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PPWR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272491@macro@USB_OTG_HPRT_PPWR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PPWR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PPWR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272593@macro@USB_OTG_HPRT_PPWR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PPWR",
+ "location": {
+ "column": "9",
+ "line": "14580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PPWR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272710@macro@USB_OTG_HPRT_PTCTL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272791@macro@USB_OTG_HPRT_PTCTL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1272894@macro@USB_OTG_HPRT_PTCTL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL",
+ "location": {
+ "column": "9",
+ "line": "14584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273009@macro@USB_OTG_HPRT_PTCTL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_0",
+ "location": {
+ "column": "9",
+ "line": "14585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273112@macro@USB_OTG_HPRT_PTCTL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_1",
+ "location": {
+ "column": "9",
+ "line": "14586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273215@macro@USB_OTG_HPRT_PTCTL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_2",
+ "location": {
+ "column": "9",
+ "line": "14587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273318@macro@USB_OTG_HPRT_PTCTL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PTCTL_3",
+ "location": {
+ "column": "9",
+ "line": "14588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PTCTL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273423@macro@USB_OTG_HPRT_PSPD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSPD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSPD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273504@macro@USB_OTG_HPRT_PSPD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSPD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSPD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273606@macro@USB_OTG_HPRT_PSPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSPD",
+ "location": {
+ "column": "9",
+ "line": "14592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273721@macro@USB_OTG_HPRT_PSPD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSPD_0",
+ "location": {
+ "column": "9",
+ "line": "14593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSPD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1273823@macro@USB_OTG_HPRT_PSPD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPRT_PSPD_1",
+ "location": {
+ "column": "9",
+ "line": "14594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPRT_PSPD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274023@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274104@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274215@macro@USB_OTG_DOEPEACHMSK1_XFRCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_XFRCM",
+ "location": {
+ "column": "9",
+ "line": "14599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_XFRCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274346@macro@USB_OTG_DOEPEACHMSK1_EPDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274427@macro@USB_OTG_DOEPEACHMSK1_EPDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274537@macro@USB_OTG_DOEPEACHMSK1_EPDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_EPDM",
+ "location": {
+ "column": "9",
+ "line": "14602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_EPDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274667@macro@USB_OTG_DOEPEACHMSK1_TOM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274748@macro@USB_OTG_DOEPEACHMSK1_TOM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274857@macro@USB_OTG_DOEPEACHMSK1_TOM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TOM",
+ "location": {
+ "column": "9",
+ "line": "14605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TOM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1274987@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275068@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275183@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
+ "location": {
+ "column": "9",
+ "line": "14608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275318@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275399@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275512@macro@USB_OTG_DOEPEACHMSK1_INEPNMM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNMM",
+ "location": {
+ "column": "9",
+ "line": "14611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNMM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275645@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275726@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275839@macro@USB_OTG_DOEPEACHMSK1_INEPNEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_INEPNEM",
+ "location": {
+ "column": "9",
+ "line": "14614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_INEPNEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1275972@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276053@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276165@macro@USB_OTG_DOEPEACHMSK1_TXFURM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_TXFURM",
+ "location": {
+ "column": "9",
+ "line": "14617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_TXFURM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276297@macro@USB_OTG_DOEPEACHMSK1_BIM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276378@macro@USB_OTG_DOEPEACHMSK1_BIM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276487@macro@USB_OTG_DOEPEACHMSK1_BIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BIM",
+ "location": {
+ "column": "9",
+ "line": "14620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276617@macro@USB_OTG_DOEPEACHMSK1_BERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276698@macro@USB_OTG_DOEPEACHMSK1_BERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276809@macro@USB_OTG_DOEPEACHMSK1_BERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_BERRM",
+ "location": {
+ "column": "9",
+ "line": "14623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_BERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1276940@macro@USB_OTG_DOEPEACHMSK1_NAKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277021@macro@USB_OTG_DOEPEACHMSK1_NAKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277131@macro@USB_OTG_DOEPEACHMSK1_NAKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NAKM",
+ "location": {
+ "column": "9",
+ "line": "14626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NAKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277261@macro@USB_OTG_DOEPEACHMSK1_NYETM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277342@macro@USB_OTG_DOEPEACHMSK1_NYETM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277453@macro@USB_OTG_DOEPEACHMSK1_NYETM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPEACHMSK1_NYETM",
+ "location": {
+ "column": "9",
+ "line": "14629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPEACHMSK1_NYETM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277678@macro@USB_OTG_HPTXFSIZ_PTXSA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277759@macro@USB_OTG_HPTXFSIZ_PTXSA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1277869@macro@USB_OTG_HPTXFSIZ_PTXSA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXSA",
+ "location": {
+ "column": "9",
+ "line": "14634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXSA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278003@macro@USB_OTG_HPTXFSIZ_PTXFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278084@macro@USB_OTG_HPTXFSIZ_PTXFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278194@macro@USB_OTG_HPTXFSIZ_PTXFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HPTXFSIZ_PTXFD",
+ "location": {
+ "column": "9",
+ "line": "14637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HPTXFSIZ_PTXFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278421@macro@USB_OTG_DIEPCTL_MPSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_MPSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_MPSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278502@macro@USB_OTG_DIEPCTL_MPSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_MPSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_MPSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278610@macro@USB_OTG_DIEPCTL_MPSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_MPSIZ",
+ "location": {
+ "column": "9",
+ "line": "14642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_MPSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278731@macro@USB_OTG_DIEPCTL_USBAEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_USBAEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_USBAEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278812@macro@USB_OTG_DIEPCTL_USBAEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_USBAEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_USBAEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1278919@macro@USB_OTG_DIEPCTL_USBAEP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_USBAEP",
+ "location": {
+ "column": "9",
+ "line": "14645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_USBAEP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279040@macro@USB_OTG_DIEPCTL_EONUM_DPID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
+ "location": {
+ "column": "9",
+ "line": "14646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279121@macro@USB_OTG_DIEPCTL_EONUM_DPID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
+ "location": {
+ "column": "9",
+ "line": "14647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279232@macro@USB_OTG_DIEPCTL_EONUM_DPID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EONUM_DPID",
+ "location": {
+ "column": "9",
+ "line": "14648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EONUM_DPID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279354@macro@USB_OTG_DIEPCTL_NAKSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_NAKSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_NAKSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279435@macro@USB_OTG_DIEPCTL_NAKSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_NAKSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_NAKSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279542@macro@USB_OTG_DIEPCTL_NAKSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_NAKSTS",
+ "location": {
+ "column": "9",
+ "line": "14651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_NAKSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279665@macro@USB_OTG_DIEPCTL_EPTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279746@macro@USB_OTG_DIEPCTL_EPTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279852@macro@USB_OTG_DIEPCTL_EPTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPTYP",
+ "location": {
+ "column": "9",
+ "line": "14655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1279973@macro@USB_OTG_DIEPCTL_EPTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPTYP_0",
+ "location": {
+ "column": "9",
+ "line": "14656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280079@macro@USB_OTG_DIEPCTL_EPTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPTYP_1",
+ "location": {
+ "column": "9",
+ "line": "14657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280185@macro@USB_OTG_DIEPCTL_STALL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_STALL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_STALL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280266@macro@USB_OTG_DIEPCTL_STALL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_STALL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_STALL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280372@macro@USB_OTG_DIEPCTL_STALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_STALL",
+ "location": {
+ "column": "9",
+ "line": "14660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_STALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280495@macro@USB_OTG_DIEPCTL_TXFNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280576@macro@USB_OTG_DIEPCTL_TXFNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280683@macro@USB_OTG_DIEPCTL_TXFNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM",
+ "location": {
+ "column": "9",
+ "line": "14664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280804@macro@USB_OTG_DIEPCTL_TXFNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_0",
+ "location": {
+ "column": "9",
+ "line": "14665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1280911@macro@USB_OTG_DIEPCTL_TXFNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_1",
+ "location": {
+ "column": "9",
+ "line": "14666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281018@macro@USB_OTG_DIEPCTL_TXFNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_2",
+ "location": {
+ "column": "9",
+ "line": "14667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281125@macro@USB_OTG_DIEPCTL_TXFNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_TXFNUM_3",
+ "location": {
+ "column": "9",
+ "line": "14668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_TXFNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281232@macro@USB_OTG_DIEPCTL_CNAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_CNAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_CNAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281313@macro@USB_OTG_DIEPCTL_CNAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_CNAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_CNAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281418@macro@USB_OTG_DIEPCTL_CNAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_CNAK",
+ "location": {
+ "column": "9",
+ "line": "14671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_CNAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281539@macro@USB_OTG_DIEPCTL_SNAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SNAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SNAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281620@macro@USB_OTG_DIEPCTL_SNAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SNAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SNAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281725@macro@USB_OTG_DIEPCTL_SNAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SNAK",
+ "location": {
+ "column": "9",
+ "line": "14674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SNAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281821@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1281902@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282017@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
+ "location": {
+ "column": "9",
+ "line": "14677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282143@macro@USB_OTG_DIEPCTL_SODDFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SODDFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SODDFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282224@macro@USB_OTG_DIEPCTL_SODDFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SODDFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SODDFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282332@macro@USB_OTG_DIEPCTL_SODDFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_SODDFRM",
+ "location": {
+ "column": "9",
+ "line": "14680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_SODDFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282453@macro@USB_OTG_DIEPCTL_EPDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282534@macro@USB_OTG_DIEPCTL_EPDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282640@macro@USB_OTG_DIEPCTL_EPDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPDIS",
+ "location": {
+ "column": "9",
+ "line": "14683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282761@macro@USB_OTG_DIEPCTL_EPENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282842@macro@USB_OTG_DIEPCTL_EPENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1282948@macro@USB_OTG_DIEPCTL_EPENA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPCTL_EPENA",
+ "location": {
+ "column": "9",
+ "line": "14686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPCTL_EPENA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283161@macro@USB_OTG_HCCHAR_MPSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MPSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MPSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283242@macro@USB_OTG_HCCHAR_MPSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MPSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MPSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283349@macro@USB_OTG_HCCHAR_MPSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MPSIZ",
+ "location": {
+ "column": "9",
+ "line": "14691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MPSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283459@macro@USB_OTG_HCCHAR_EPNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283540@macro@USB_OTG_HCCHAR_EPNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283645@macro@USB_OTG_HCCHAR_EPNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM",
+ "location": {
+ "column": "9",
+ "line": "14695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283749@macro@USB_OTG_HCCHAR_EPNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_0",
+ "location": {
+ "column": "9",
+ "line": "14696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283854@macro@USB_OTG_HCCHAR_EPNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_1",
+ "location": {
+ "column": "9",
+ "line": "14697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1283959@macro@USB_OTG_HCCHAR_EPNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_2",
+ "location": {
+ "column": "9",
+ "line": "14698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284064@macro@USB_OTG_HCCHAR_EPNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPNUM_3",
+ "location": {
+ "column": "9",
+ "line": "14699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284169@macro@USB_OTG_HCCHAR_EPDIR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPDIR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPDIR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284250@macro@USB_OTG_HCCHAR_EPDIR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPDIR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPDIR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284355@macro@USB_OTG_HCCHAR_EPDIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPDIR",
+ "location": {
+ "column": "9",
+ "line": "14702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPDIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284462@macro@USB_OTG_HCCHAR_LSDEV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_LSDEV_Pos",
+ "location": {
+ "column": "9",
+ "line": "14703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_LSDEV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284543@macro@USB_OTG_HCCHAR_LSDEV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_LSDEV_Msk",
+ "location": {
+ "column": "9",
+ "line": "14704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_LSDEV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284648@macro@USB_OTG_HCCHAR_LSDEV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_LSDEV",
+ "location": {
+ "column": "9",
+ "line": "14705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_LSDEV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284755@macro@USB_OTG_HCCHAR_EPTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284836@macro@USB_OTG_HCCHAR_EPTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1284941@macro@USB_OTG_HCCHAR_EPTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPTYP",
+ "location": {
+ "column": "9",
+ "line": "14709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285043@macro@USB_OTG_HCCHAR_EPTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPTYP_0",
+ "location": {
+ "column": "9",
+ "line": "14710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285148@macro@USB_OTG_HCCHAR_EPTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_EPTYP_1",
+ "location": {
+ "column": "9",
+ "line": "14711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_EPTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285255@macro@USB_OTG_HCCHAR_MC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MC_Pos",
+ "location": {
+ "column": "9",
+ "line": "14713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285336@macro@USB_OTG_HCCHAR_MC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MC_Msk",
+ "location": {
+ "column": "9",
+ "line": "14714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285438@macro@USB_OTG_HCCHAR_MC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MC",
+ "location": {
+ "column": "9",
+ "line": "14715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285562@macro@USB_OTG_HCCHAR_MC_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MC_0",
+ "location": {
+ "column": "9",
+ "line": "14716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MC_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285664@macro@USB_OTG_HCCHAR_MC_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_MC_1",
+ "location": {
+ "column": "9",
+ "line": "14717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_MC_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285768@macro@USB_OTG_HCCHAR_DAD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285849@macro@USB_OTG_HCCHAR_DAD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1285953@macro@USB_OTG_HCCHAR_DAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD",
+ "location": {
+ "column": "9",
+ "line": "14721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286056@macro@USB_OTG_HCCHAR_DAD_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_0",
+ "location": {
+ "column": "9",
+ "line": "14722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286160@macro@USB_OTG_HCCHAR_DAD_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_1",
+ "location": {
+ "column": "9",
+ "line": "14723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286264@macro@USB_OTG_HCCHAR_DAD_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_2",
+ "location": {
+ "column": "9",
+ "line": "14724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286368@macro@USB_OTG_HCCHAR_DAD_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_3",
+ "location": {
+ "column": "9",
+ "line": "14725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286472@macro@USB_OTG_HCCHAR_DAD_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_4",
+ "location": {
+ "column": "9",
+ "line": "14726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286576@macro@USB_OTG_HCCHAR_DAD_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_5",
+ "location": {
+ "column": "9",
+ "line": "14727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286680@macro@USB_OTG_HCCHAR_DAD_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_DAD_6",
+ "location": {
+ "column": "9",
+ "line": "14728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_DAD_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286784@macro@USB_OTG_HCCHAR_ODDFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_ODDFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_ODDFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286865@macro@USB_OTG_HCCHAR_ODDFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_ODDFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_ODDFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1286971@macro@USB_OTG_HCCHAR_ODDFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_ODDFRM",
+ "location": {
+ "column": "9",
+ "line": "14731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_ODDFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287069@macro@USB_OTG_HCCHAR_CHDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287150@macro@USB_OTG_HCCHAR_CHDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287255@macro@USB_OTG_HCCHAR_CHDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHDIS",
+ "location": {
+ "column": "9",
+ "line": "14734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287359@macro@USB_OTG_HCCHAR_CHENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287440@macro@USB_OTG_HCCHAR_CHENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287545@macro@USB_OTG_HCCHAR_CHENA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCCHAR_CHENA",
+ "location": {
+ "column": "9",
+ "line": "14737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCCHAR_CHENA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287742@macro@USB_OTG_HCSPLT_PRTADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287823@macro@USB_OTG_HCSPLT_PRTADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1287931@macro@USB_OTG_HCSPLT_PRTADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR",
+ "location": {
+ "column": "9",
+ "line": "14743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288032@macro@USB_OTG_HCSPLT_PRTADDR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_0",
+ "location": {
+ "column": "9",
+ "line": "14744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288140@macro@USB_OTG_HCSPLT_PRTADDR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_1",
+ "location": {
+ "column": "9",
+ "line": "14745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288248@macro@USB_OTG_HCSPLT_PRTADDR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_2",
+ "location": {
+ "column": "9",
+ "line": "14746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288356@macro@USB_OTG_HCSPLT_PRTADDR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_3",
+ "location": {
+ "column": "9",
+ "line": "14747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288464@macro@USB_OTG_HCSPLT_PRTADDR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_4",
+ "location": {
+ "column": "9",
+ "line": "14748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288572@macro@USB_OTG_HCSPLT_PRTADDR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_5",
+ "location": {
+ "column": "9",
+ "line": "14749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288680@macro@USB_OTG_HCSPLT_PRTADDR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_PRTADDR_6",
+ "location": {
+ "column": "9",
+ "line": "14750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_PRTADDR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288790@macro@USB_OTG_HCSPLT_HUBADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288871@macro@USB_OTG_HCSPLT_HUBADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1288979@macro@USB_OTG_HCSPLT_HUBADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR",
+ "location": {
+ "column": "9",
+ "line": "14754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289079@macro@USB_OTG_HCSPLT_HUBADDR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_0",
+ "location": {
+ "column": "9",
+ "line": "14755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289187@macro@USB_OTG_HCSPLT_HUBADDR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_1",
+ "location": {
+ "column": "9",
+ "line": "14756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289295@macro@USB_OTG_HCSPLT_HUBADDR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_2",
+ "location": {
+ "column": "9",
+ "line": "14757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289403@macro@USB_OTG_HCSPLT_HUBADDR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_3",
+ "location": {
+ "column": "9",
+ "line": "14758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289511@macro@USB_OTG_HCSPLT_HUBADDR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_4",
+ "location": {
+ "column": "9",
+ "line": "14759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289619@macro@USB_OTG_HCSPLT_HUBADDR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_5",
+ "location": {
+ "column": "9",
+ "line": "14760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289727@macro@USB_OTG_HCSPLT_HUBADDR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_HUBADDR_6",
+ "location": {
+ "column": "9",
+ "line": "14761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_HUBADDR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289837@macro@USB_OTG_HCSPLT_XACTPOS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_XACTPOS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_XACTPOS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1289918@macro@USB_OTG_HCSPLT_XACTPOS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_XACTPOS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_XACTPOS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290025@macro@USB_OTG_HCSPLT_XACTPOS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_XACTPOS",
+ "location": {
+ "column": "9",
+ "line": "14765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_XACTPOS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290121@macro@USB_OTG_HCSPLT_XACTPOS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_XACTPOS_0",
+ "location": {
+ "column": "9",
+ "line": "14766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_XACTPOS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290228@macro@USB_OTG_HCSPLT_XACTPOS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_XACTPOS_1",
+ "location": {
+ "column": "9",
+ "line": "14767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_XACTPOS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290335@macro@USB_OTG_HCSPLT_COMPLSPLT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290416@macro@USB_OTG_HCSPLT_COMPLSPLT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290525@macro@USB_OTG_HCSPLT_COMPLSPLT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_COMPLSPLT",
+ "location": {
+ "column": "9",
+ "line": "14770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_COMPLSPLT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290631@macro@USB_OTG_HCSPLT_SPLITEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_SPLITEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_SPLITEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290712@macro@USB_OTG_HCSPLT_SPLITEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_SPLITEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_SPLITEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1290819@macro@USB_OTG_HCSPLT_SPLITEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCSPLT_SPLITEN",
+ "location": {
+ "column": "9",
+ "line": "14773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCSPLT_SPLITEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291011@macro@USB_OTG_HCINT_XFRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_XFRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "14776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_XFRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291092@macro@USB_OTG_HCINT_XFRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_XFRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "14777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_XFRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291195@macro@USB_OTG_HCINT_XFRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_XFRC",
+ "location": {
+ "column": "9",
+ "line": "14778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_XFRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291302@macro@USB_OTG_HCINT_CHH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_CHH_Pos",
+ "location": {
+ "column": "9",
+ "line": "14779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_CHH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291383@macro@USB_OTG_HCINT_CHH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_CHH_Msk",
+ "location": {
+ "column": "9",
+ "line": "14780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_CHH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291485@macro@USB_OTG_HCINT_CHH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_CHH",
+ "location": {
+ "column": "9",
+ "line": "14781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_CHH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291588@macro@USB_OTG_HCINT_AHBERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_AHBERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_AHBERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291669@macro@USB_OTG_HCINT_AHBERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_AHBERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_AHBERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291774@macro@USB_OTG_HCINT_AHBERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_AHBERR",
+ "location": {
+ "column": "9",
+ "line": "14784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_AHBERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291872@macro@USB_OTG_HCINT_STALL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_STALL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_STALL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1291953@macro@USB_OTG_HCINT_STALL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_STALL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_STALL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292057@macro@USB_OTG_HCINT_STALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_STALL",
+ "location": {
+ "column": "9",
+ "line": "14787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_STALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292179@macro@USB_OTG_HCINT_NAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292260@macro@USB_OTG_HCINT_NAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292362@macro@USB_OTG_HCINT_NAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NAK",
+ "location": {
+ "column": "9",
+ "line": "14790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292482@macro@USB_OTG_HCINT_ACK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_ACK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_ACK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292563@macro@USB_OTG_HCINT_ACK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_ACK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_ACK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292665@macro@USB_OTG_HCINT_ACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_ACK",
+ "location": {
+ "column": "9",
+ "line": "14793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_ACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292797@macro@USB_OTG_HCINT_NYET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NYET_Pos",
+ "location": {
+ "column": "9",
+ "line": "14794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NYET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292878@macro@USB_OTG_HCINT_NYET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NYET_Msk",
+ "location": {
+ "column": "9",
+ "line": "14795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NYET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1292981@macro@USB_OTG_HCINT_NYET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_NYET",
+ "location": {
+ "column": "9",
+ "line": "14796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_NYET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293097@macro@USB_OTG_HCINT_TXERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_TXERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_TXERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293178@macro@USB_OTG_HCINT_TXERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_TXERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_TXERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293282@macro@USB_OTG_HCINT_TXERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_TXERR",
+ "location": {
+ "column": "9",
+ "line": "14799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_TXERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293388@macro@USB_OTG_HCINT_BBERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_BBERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_BBERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293469@macro@USB_OTG_HCINT_BBERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_BBERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_BBERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293573@macro@USB_OTG_HCINT_BBERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_BBERR",
+ "location": {
+ "column": "9",
+ "line": "14802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_BBERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293674@macro@USB_OTG_HCINT_FRMOR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_FRMOR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_FRMOR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293755@macro@USB_OTG_HCINT_FRMOR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_FRMOR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_FRMOR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293859@macro@USB_OTG_HCINT_FRMOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_FRMOR",
+ "location": {
+ "column": "9",
+ "line": "14805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_FRMOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1293961@macro@USB_OTG_HCINT_DTERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_DTERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_DTERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294042@macro@USB_OTG_HCINT_DTERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_DTERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_DTERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294146@macro@USB_OTG_HCINT_DTERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINT_DTERR",
+ "location": {
+ "column": "9",
+ "line": "14808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINT_DTERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294345@macro@USB_OTG_DIEPINT_XFRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_XFRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "14811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_XFRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294426@macro@USB_OTG_DIEPINT_XFRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_XFRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "14812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_XFRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294531@macro@USB_OTG_DIEPINT_XFRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_XFRC",
+ "location": {
+ "column": "9",
+ "line": "14813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_XFRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294648@macro@USB_OTG_DIEPINT_EPDISD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_EPDISD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_EPDISD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294729@macro@USB_OTG_DIEPINT_EPDISD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_EPDISD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_EPDISD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294836@macro@USB_OTG_DIEPINT_EPDISD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_EPDISD",
+ "location": {
+ "column": "9",
+ "line": "14816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_EPDISD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1294952@macro@USB_OTG_DIEPINT_AHBERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_AHBERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_AHBERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295007@macro@USB_OTG_DIEPINT_AHBERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_AHBERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_AHBERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295114@macro@USB_OTG_DIEPINT_AHBERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_AHBERR",
+ "location": {
+ "column": "9",
+ "line": "14819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_AHBERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295245@macro@USB_OTG_DIEPINT_TOC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TOC_Pos",
+ "location": {
+ "column": "9",
+ "line": "14820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TOC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295326@macro@USB_OTG_DIEPINT_TOC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TOC_Msk",
+ "location": {
+ "column": "9",
+ "line": "14821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TOC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295430@macro@USB_OTG_DIEPINT_TOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TOC",
+ "location": {
+ "column": "9",
+ "line": "14822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295536@macro@USB_OTG_DIEPINT_ITTXFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_ITTXFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_ITTXFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295617@macro@USB_OTG_DIEPINT_ITTXFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_ITTXFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_ITTXFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295724@macro@USB_OTG_DIEPINT_ITTXFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_ITTXFE",
+ "location": {
+ "column": "9",
+ "line": "14825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_ITTXFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295851@macro@USB_OTG_DIEPINT_INEPNM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1295906@macro@USB_OTG_DIEPINT_INEPNM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296013@macro@USB_OTG_DIEPINT_INEPNM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNM",
+ "location": {
+ "column": "9",
+ "line": "14828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296135@macro@USB_OTG_DIEPINT_INEPNE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296216@macro@USB_OTG_DIEPINT_INEPNE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296323@macro@USB_OTG_DIEPINT_INEPNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_INEPNE",
+ "location": {
+ "column": "9",
+ "line": "14831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_INEPNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296437@macro@USB_OTG_DIEPINT_TXFE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFE_Pos",
+ "location": {
+ "column": "9",
+ "line": "14832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296518@macro@USB_OTG_DIEPINT_TXFE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFE_Msk",
+ "location": {
+ "column": "9",
+ "line": "14833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296623@macro@USB_OTG_DIEPINT_TXFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFE",
+ "location": {
+ "column": "9",
+ "line": "14834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296731@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
+ "location": {
+ "column": "9",
+ "line": "14835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296812@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
+ "location": {
+ "column": "9",
+ "line": "14836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1296923@macro@USB_OTG_DIEPINT_TXFIFOUDRN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_TXFIFOUDRN",
+ "location": {
+ "column": "9",
+ "line": "14837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_TXFIFOUDRN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297035@macro@USB_OTG_DIEPINT_BNA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BNA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BNA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297116@macro@USB_OTG_DIEPINT_BNA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BNA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BNA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297220@macro@USB_OTG_DIEPINT_BNA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BNA",
+ "location": {
+ "column": "9",
+ "line": "14840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BNA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297339@macro@USB_OTG_DIEPINT_PKTDRPSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297420@macro@USB_OTG_DIEPINT_PKTDRPSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297530@macro@USB_OTG_DIEPINT_PKTDRPSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_PKTDRPSTS",
+ "location": {
+ "column": "9",
+ "line": "14843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_PKTDRPSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297640@macro@USB_OTG_DIEPINT_BERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297721@macro@USB_OTG_DIEPINT_BERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297826@macro@USB_OTG_DIEPINT_BERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_BERR",
+ "location": {
+ "column": "9",
+ "line": "14846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_BERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1297937@macro@USB_OTG_DIEPINT_NAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_NAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_NAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298018@macro@USB_OTG_DIEPINT_NAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_NAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_NAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298122@macro@USB_OTG_DIEPINT_NAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPINT_NAK",
+ "location": {
+ "column": "9",
+ "line": "14849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPINT_NAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298317@macro@USB_OTG_HCINTMSK_XFRCM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_XFRCM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_XFRCM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298398@macro@USB_OTG_HCINTMSK_XFRCM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_XFRCM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_XFRCM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298505@macro@USB_OTG_HCINTMSK_XFRCM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_XFRCM",
+ "location": {
+ "column": "9",
+ "line": "14854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_XFRCM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298617@macro@USB_OTG_HCINTMSK_CHHM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_CHHM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_CHHM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298698@macro@USB_OTG_HCINTMSK_CHHM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_CHHM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_CHHM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298804@macro@USB_OTG_HCINTMSK_CHHM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_CHHM",
+ "location": {
+ "column": "9",
+ "line": "14857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_CHHM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298912@macro@USB_OTG_HCINTMSK_AHBERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_AHBERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_AHBERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1298993@macro@USB_OTG_HCINTMSK_AHBERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_AHBERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_AHBERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299101@macro@USB_OTG_HCINTMSK_AHBERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_AHBERR",
+ "location": {
+ "column": "9",
+ "line": "14860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_AHBERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299199@macro@USB_OTG_HCINTMSK_STALLM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_STALLM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_STALLM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299280@macro@USB_OTG_HCINTMSK_STALLM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_STALLM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_STALLM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299388@macro@USB_OTG_HCINTMSK_STALLM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_STALLM",
+ "location": {
+ "column": "9",
+ "line": "14863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_STALLM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299515@macro@USB_OTG_HCINTMSK_NAKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NAKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NAKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299596@macro@USB_OTG_HCINTMSK_NAKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NAKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NAKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299702@macro@USB_OTG_HCINTMSK_NAKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NAKM",
+ "location": {
+ "column": "9",
+ "line": "14866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NAKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299827@macro@USB_OTG_HCINTMSK_ACKM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_ACKM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_ACKM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1299908@macro@USB_OTG_HCINTMSK_ACKM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_ACKM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_ACKM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300014@macro@USB_OTG_HCINTMSK_ACKM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_ACKM",
+ "location": {
+ "column": "9",
+ "line": "14869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_ACKM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300151@macro@USB_OTG_HCINTMSK_NYET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NYET_Pos",
+ "location": {
+ "column": "9",
+ "line": "14870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NYET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300232@macro@USB_OTG_HCINTMSK_NYET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NYET_Msk",
+ "location": {
+ "column": "9",
+ "line": "14871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NYET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300338@macro@USB_OTG_HCINTMSK_NYET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_NYET",
+ "location": {
+ "column": "9",
+ "line": "14872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_NYET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300459@macro@USB_OTG_HCINTMSK_TXERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_TXERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_TXERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300540@macro@USB_OTG_HCINTMSK_TXERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_TXERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_TXERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300648@macro@USB_OTG_HCINTMSK_TXERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_TXERRM",
+ "location": {
+ "column": "9",
+ "line": "14875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_TXERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300759@macro@USB_OTG_HCINTMSK_BBERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_BBERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_BBERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300840@macro@USB_OTG_HCINTMSK_BBERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_BBERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_BBERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1300948@macro@USB_OTG_HCINTMSK_BBERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_BBERRM",
+ "location": {
+ "column": "9",
+ "line": "14878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_BBERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301054@macro@USB_OTG_HCINTMSK_FRMORM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_FRMORM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_FRMORM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301135@macro@USB_OTG_HCINTMSK_FRMORM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_FRMORM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_FRMORM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301243@macro@USB_OTG_HCINTMSK_FRMORM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_FRMORM",
+ "location": {
+ "column": "9",
+ "line": "14881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_FRMORM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301350@macro@USB_OTG_HCINTMSK_DTERRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_DTERRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_DTERRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301431@macro@USB_OTG_HCINTMSK_DTERRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_DTERRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_DTERRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301539@macro@USB_OTG_HCINTMSK_DTERRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCINTMSK_DTERRM",
+ "location": {
+ "column": "9",
+ "line": "14884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCINTMSK_DTERRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301746@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301827@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1301939@macro@USB_OTG_DIEPTSIZ_XFRSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_XFRSIZ",
+ "location": {
+ "column": "9",
+ "line": "14890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_XFRSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302041@macro@USB_OTG_DIEPTSIZ_PKTCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302122@macro@USB_OTG_DIEPTSIZ_PKTCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302232@macro@USB_OTG_DIEPTSIZ_PKTCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_PKTCNT",
+ "location": {
+ "column": "9",
+ "line": "14893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_PKTCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302333@macro@USB_OTG_DIEPTSIZ_MULCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302414@macro@USB_OTG_DIEPTSIZ_MULCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302522@macro@USB_OTG_DIEPTSIZ_MULCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTSIZ_MULCNT",
+ "location": {
+ "column": "9",
+ "line": "14896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTSIZ_MULCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302713@macro@USB_OTG_HCTSIZ_XFRSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302794@macro@USB_OTG_HCTSIZ_XFRSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1302904@macro@USB_OTG_HCTSIZ_XFRSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_XFRSIZ",
+ "location": {
+ "column": "9",
+ "line": "14900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_XFRSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303006@macro@USB_OTG_HCTSIZ_PKTCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_PKTCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "14901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_PKTCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303087@macro@USB_OTG_HCTSIZ_PKTCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_PKTCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "14902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_PKTCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303195@macro@USB_OTG_HCTSIZ_PKTCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_PKTCNT",
+ "location": {
+ "column": "9",
+ "line": "14903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_PKTCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303296@macro@USB_OTG_HCTSIZ_DOPING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DOPING_Pos",
+ "location": {
+ "column": "9",
+ "line": "14904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DOPING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303377@macro@USB_OTG_HCTSIZ_DOPING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DOPING_Msk",
+ "location": {
+ "column": "9",
+ "line": "14905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DOPING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303483@macro@USB_OTG_HCTSIZ_DOPING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DOPING",
+ "location": {
+ "column": "9",
+ "line": "14906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DOPING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303579@macro@USB_OTG_HCTSIZ_DPID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DPID_Pos",
+ "location": {
+ "column": "9",
+ "line": "14907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DPID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303660@macro@USB_OTG_HCTSIZ_DPID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DPID_Msk",
+ "location": {
+ "column": "9",
+ "line": "14908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DPID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303764@macro@USB_OTG_HCTSIZ_DPID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DPID",
+ "location": {
+ "column": "9",
+ "line": "14909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DPID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303861@macro@USB_OTG_HCTSIZ_DPID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DPID_0",
+ "location": {
+ "column": "9",
+ "line": "14910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DPID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1303965@macro@USB_OTG_HCTSIZ_DPID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCTSIZ_DPID_1",
+ "location": {
+ "column": "9",
+ "line": "14911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCTSIZ_DPID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304162@macro@USB_OTG_DIEPDMA_DMAADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPDMA_DMAADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPDMA_DMAADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304243@macro@USB_OTG_DIEPDMA_DMAADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPDMA_DMAADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPDMA_DMAADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304358@macro@USB_OTG_DIEPDMA_DMAADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPDMA_DMAADDR",
+ "location": {
+ "column": "9",
+ "line": "14916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPDMA_DMAADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304549@macro@USB_OTG_HCDMA_DMAADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCDMA_DMAADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCDMA_DMAADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304630@macro@USB_OTG_HCDMA_DMAADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCDMA_DMAADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCDMA_DMAADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304743@macro@USB_OTG_HCDMA_DMAADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HCDMA_DMAADDR",
+ "location": {
+ "column": "9",
+ "line": "14921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HCDMA_DMAADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1304936@macro@USB_OTG_DTXFSTS_INEPTFSAV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
+ "location": {
+ "column": "9",
+ "line": "14924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305017@macro@USB_OTG_DTXFSTS_INEPTFSAV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
+ "location": {
+ "column": "9",
+ "line": "14925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305130@macro@USB_OTG_DTXFSTS_INEPTFSAV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DTXFSTS_INEPTFSAV",
+ "location": {
+ "column": "9",
+ "line": "14926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DTXFSTS_INEPTFSAV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305346@macro@USB_OTG_DIEPTXF_INEPTXSA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305427@macro@USB_OTG_DIEPTXF_INEPTXSA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305539@macro@USB_OTG_DIEPTXF_INEPTXSA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXSA",
+ "location": {
+ "column": "9",
+ "line": "14931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXSA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305672@macro@USB_OTG_DIEPTXF_INEPTXFD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305753@macro@USB_OTG_DIEPTXF_INEPTXFD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1305865@macro@USB_OTG_DIEPTXF_INEPTXFD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DIEPTXF_INEPTXFD",
+ "location": {
+ "column": "9",
+ "line": "14934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DIEPTXF_INEPTXFD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306073@macro@USB_OTG_DOEPCTL_MPSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_MPSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "14938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_MPSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306154@macro@USB_OTG_DOEPCTL_MPSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_MPSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "14939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_MPSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306262@macro@USB_OTG_DOEPCTL_MPSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_MPSIZ",
+ "location": {
+ "column": "9",
+ "line": "14940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_MPSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306392@macro@USB_OTG_DOEPCTL_USBAEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_USBAEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_USBAEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306473@macro@USB_OTG_DOEPCTL_USBAEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_USBAEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_USBAEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306580@macro@USB_OTG_DOEPCTL_USBAEP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_USBAEP",
+ "location": {
+ "column": "9",
+ "line": "14943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_USBAEP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306688@macro@USB_OTG_DOEPCTL_NAKSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_NAKSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_NAKSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306769@macro@USB_OTG_DOEPCTL_NAKSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_NAKSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_NAKSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306876@macro@USB_OTG_DOEPCTL_NAKSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_NAKSTS",
+ "location": {
+ "column": "9",
+ "line": "14946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_NAKSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1306975@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307056@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307171@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
+ "location": {
+ "column": "9",
+ "line": "14949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307278@macro@USB_OTG_DOEPCTL_SODDFRM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SODDFRM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SODDFRM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307359@macro@USB_OTG_DOEPCTL_SODDFRM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SODDFRM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SODDFRM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307467@macro@USB_OTG_DOEPCTL_SODDFRM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SODDFRM",
+ "location": {
+ "column": "9",
+ "line": "14952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SODDFRM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307569@macro@USB_OTG_DOEPCTL_EPTYP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPTYP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPTYP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307650@macro@USB_OTG_DOEPCTL_EPTYP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPTYP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPTYP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307756@macro@USB_OTG_DOEPCTL_EPTYP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPTYP",
+ "location": {
+ "column": "9",
+ "line": "14955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPTYP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307858@macro@USB_OTG_DOEPCTL_EPTYP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPTYP_0",
+ "location": {
+ "column": "9",
+ "line": "14956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPTYP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1307964@macro@USB_OTG_DOEPCTL_EPTYP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPTYP_1",
+ "location": {
+ "column": "9",
+ "line": "14957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPTYP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308070@macro@USB_OTG_DOEPCTL_SNPM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNPM_Pos",
+ "location": {
+ "column": "9",
+ "line": "14958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNPM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308151@macro@USB_OTG_DOEPCTL_SNPM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNPM_Msk",
+ "location": {
+ "column": "9",
+ "line": "14959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNPM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308256@macro@USB_OTG_DOEPCTL_SNPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNPM",
+ "location": {
+ "column": "9",
+ "line": "14960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308355@macro@USB_OTG_DOEPCTL_STALL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_STALL_Pos",
+ "location": {
+ "column": "9",
+ "line": "14961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_STALL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308436@macro@USB_OTG_DOEPCTL_STALL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_STALL_Msk",
+ "location": {
+ "column": "9",
+ "line": "14962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_STALL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308542@macro@USB_OTG_DOEPCTL_STALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_STALL",
+ "location": {
+ "column": "9",
+ "line": "14963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_STALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308646@macro@USB_OTG_DOEPCTL_CNAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_CNAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_CNAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308727@macro@USB_OTG_DOEPCTL_CNAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_CNAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_CNAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308832@macro@USB_OTG_DOEPCTL_CNAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_CNAK",
+ "location": {
+ "column": "9",
+ "line": "14966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_CNAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1308930@macro@USB_OTG_DOEPCTL_SNAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "14967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309011@macro@USB_OTG_DOEPCTL_SNAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "14968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309116@macro@USB_OTG_DOEPCTL_SNAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_SNAK",
+ "location": {
+ "column": "9",
+ "line": "14969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_SNAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309212@macro@USB_OTG_DOEPCTL_EPDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309293@macro@USB_OTG_DOEPCTL_EPDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309399@macro@USB_OTG_DOEPCTL_EPDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPDIS",
+ "location": {
+ "column": "9",
+ "line": "14972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309504@macro@USB_OTG_DOEPCTL_EPENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "14973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309585@macro@USB_OTG_DOEPCTL_EPENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "14974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309691@macro@USB_OTG_DOEPCTL_EPENA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPCTL_EPENA",
+ "location": {
+ "column": "9",
+ "line": "14975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPCTL_EPENA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309888@macro@USB_OTG_DOEPINT_XFRC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_XFRC_Pos",
+ "location": {
+ "column": "9",
+ "line": "14978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_XFRC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1309969@macro@USB_OTG_DOEPINT_XFRC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_XFRC_Msk",
+ "location": {
+ "column": "9",
+ "line": "14979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_XFRC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310074@macro@USB_OTG_DOEPINT_XFRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_XFRC",
+ "location": {
+ "column": "9",
+ "line": "14980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_XFRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310191@macro@USB_OTG_DOEPINT_EPDISD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_EPDISD_Pos",
+ "location": {
+ "column": "9",
+ "line": "14981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_EPDISD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310272@macro@USB_OTG_DOEPINT_EPDISD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_EPDISD_Msk",
+ "location": {
+ "column": "9",
+ "line": "14982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_EPDISD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310379@macro@USB_OTG_DOEPINT_EPDISD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_EPDISD",
+ "location": {
+ "column": "9",
+ "line": "14983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_EPDISD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310495@macro@USB_OTG_DOEPINT_AHBERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_AHBERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_AHBERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310550@macro@USB_OTG_DOEPINT_AHBERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_AHBERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_AHBERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310657@macro@USB_OTG_DOEPINT_AHBERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_AHBERR",
+ "location": {
+ "column": "9",
+ "line": "14986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_AHBERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310789@macro@USB_OTG_DOEPINT_STUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310870@macro@USB_OTG_DOEPINT_STUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1310975@macro@USB_OTG_DOEPINT_STUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STUP",
+ "location": {
+ "column": "9",
+ "line": "14989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311080@macro@USB_OTG_DOEPINT_OTEPDIS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPDIS_Pos",
+ "location": {
+ "column": "9",
+ "line": "14990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPDIS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311161@macro@USB_OTG_DOEPINT_OTEPDIS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPDIS_Msk",
+ "location": {
+ "column": "9",
+ "line": "14991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPDIS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311269@macro@USB_OTG_DOEPINT_OTEPDIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPDIS",
+ "location": {
+ "column": "9",
+ "line": "14992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPDIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311399@macro@USB_OTG_DOEPINT_OTEPSPR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPSPR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPSPR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311480@macro@USB_OTG_DOEPINT_OTEPSPR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPSPR_Msk",
+ "location": {
+ "column": "9",
+ "line": "14994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPSPR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311588@macro@USB_OTG_DOEPINT_OTEPSPR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OTEPSPR",
+ "location": {
+ "column": "9",
+ "line": "14995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OTEPSPR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311716@macro@USB_OTG_DOEPINT_B2BSTUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_B2BSTUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "14996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_B2BSTUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311797@macro@USB_OTG_DOEPINT_B2BSTUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_B2BSTUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "14997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_B2BSTUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1311905@macro@USB_OTG_DOEPINT_B2BSTUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_B2BSTUP",
+ "location": {
+ "column": "9",
+ "line": "14998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_B2BSTUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312029@macro@USB_OTG_DOEPINT_OUTPKTERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OUTPKTERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "14999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OUTPKTERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312084@macro@USB_OTG_DOEPINT_OUTPKTERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OUTPKTERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "15000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OUTPKTERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312194@macro@USB_OTG_DOEPINT_OUTPKTERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_OUTPKTERR",
+ "location": {
+ "column": "9",
+ "line": "15001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_OUTPKTERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312301@macro@USB_OTG_DOEPINT_NAK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NAK_Pos",
+ "location": {
+ "column": "9",
+ "line": "15002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NAK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312357@macro@USB_OTG_DOEPINT_NAK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NAK_Msk",
+ "location": {
+ "column": "9",
+ "line": "15003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NAK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312461@macro@USB_OTG_DOEPINT_NAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NAK",
+ "location": {
+ "column": "9",
+ "line": "15004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312585@macro@USB_OTG_DOEPINT_NYET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NYET_Pos",
+ "location": {
+ "column": "9",
+ "line": "15005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NYET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312666@macro@USB_OTG_DOEPINT_NYET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NYET_Msk",
+ "location": {
+ "column": "9",
+ "line": "15006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NYET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312771@macro@USB_OTG_DOEPINT_NYET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_NYET",
+ "location": {
+ "column": "9",
+ "line": "15007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_NYET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312874@macro@USB_OTG_DOEPINT_STPKTRX_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STPKTRX_Pos",
+ "location": {
+ "column": "9",
+ "line": "15008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STPKTRX_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1312930@macro@USB_OTG_DOEPINT_STPKTRX_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STPKTRX_Msk",
+ "location": {
+ "column": "9",
+ "line": "15009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STPKTRX_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313038@macro@USB_OTG_DOEPINT_STPKTRX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPINT_STPKTRX",
+ "location": {
+ "column": "9",
+ "line": "15010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPINT_STPKTRX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313242@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "15013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313323@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "15014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313435@macro@USB_OTG_DOEPTSIZ_XFRSIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_XFRSIZ",
+ "location": {
+ "column": "9",
+ "line": "15015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_XFRSIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313537@macro@USB_OTG_DOEPTSIZ_PKTCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "15016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313618@macro@USB_OTG_DOEPTSIZ_PKTCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "15017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313728@macro@USB_OTG_DOEPTSIZ_PKTCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_PKTCNT",
+ "location": {
+ "column": "9",
+ "line": "15018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_PKTCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313831@macro@USB_OTG_DOEPTSIZ_STUPCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "15020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1313912@macro@USB_OTG_DOEPTSIZ_STUPCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "15021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314021@macro@USB_OTG_DOEPTSIZ_STUPCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_STUPCNT",
+ "location": {
+ "column": "9",
+ "line": "15022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_STUPCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314128@macro@USB_OTG_DOEPTSIZ_STUPCNT_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_STUPCNT_0",
+ "location": {
+ "column": "9",
+ "line": "15023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_STUPCNT_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314237@macro@USB_OTG_DOEPTSIZ_STUPCNT_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DOEPTSIZ_STUPCNT_1",
+ "location": {
+ "column": "9",
+ "line": "15024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DOEPTSIZ_STUPCNT_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314431@macro@USB_OTG_PCGCCTL_STOPCLK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_STOPCLK_Pos",
+ "location": {
+ "column": "9",
+ "line": "15027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_STOPCLK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314512@macro@USB_OTG_PCGCCTL_STOPCLK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_STOPCLK_Msk",
+ "location": {
+ "column": "9",
+ "line": "15028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_STOPCLK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314620@macro@USB_OTG_PCGCCTL_STOPCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_STOPCLK",
+ "location": {
+ "column": "9",
+ "line": "15029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_STOPCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314727@macro@USB_OTG_PCGCCTL_GATECLK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_GATECLK_Pos",
+ "location": {
+ "column": "9",
+ "line": "15030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_GATECLK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314808@macro@USB_OTG_PCGCCTL_GATECLK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_GATECLK_Msk",
+ "location": {
+ "column": "9",
+ "line": "15031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_GATECLK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1314916@macro@USB_OTG_PCGCCTL_GATECLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_GATECLK",
+ "location": {
+ "column": "9",
+ "line": "15032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_GATECLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315009@macro@USB_OTG_PCGCCTL_PHYSUSP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
+ "location": {
+ "column": "9",
+ "line": "15033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315090@macro@USB_OTG_PCGCCTL_PHYSUSP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
+ "location": {
+ "column": "9",
+ "line": "15034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315198@macro@USB_OTG_PCGCCTL_PHYSUSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PCGCCTL_PHYSUSP",
+ "location": {
+ "column": "9",
+ "line": "15035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PCGCCTL_PHYSUSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315393@macro@USB_OTG_CHNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "15039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315474@macro@USB_OTG_CHNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "15040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315574@macro@USB_OTG_CHNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM",
+ "location": {
+ "column": "9",
+ "line": "15041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315677@macro@USB_OTG_CHNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_0",
+ "location": {
+ "column": "9",
+ "line": "15042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315777@macro@USB_OTG_CHNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_1",
+ "location": {
+ "column": "9",
+ "line": "15043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315877@macro@USB_OTG_CHNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_2",
+ "location": {
+ "column": "9",
+ "line": "15044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1315977@macro@USB_OTG_CHNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_CHNUM_3",
+ "location": {
+ "column": "9",
+ "line": "15045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_CHNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316077@macro@USB_OTG_BCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_BCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "15046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_BCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316158@macro@USB_OTG_BCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_BCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "15047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_BCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316258@macro@USB_OTG_BCNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_BCNT",
+ "location": {
+ "column": "9",
+ "line": "15048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_BCNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316359@macro@USB_OTG_DPID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DPID_Pos",
+ "location": {
+ "column": "9",
+ "line": "15050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DPID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316440@macro@USB_OTG_DPID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DPID_Msk",
+ "location": {
+ "column": "9",
+ "line": "15051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DPID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316540@macro@USB_OTG_DPID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DPID",
+ "location": {
+ "column": "9",
+ "line": "15052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DPID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316637@macro@USB_OTG_DPID_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DPID_0",
+ "location": {
+ "column": "9",
+ "line": "15053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DPID_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316737@macro@USB_OTG_DPID_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_DPID_1",
+ "location": {
+ "column": "9",
+ "line": "15054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_DPID_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316839@macro@USB_OTG_PKTSTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "15056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1316920@macro@USB_OTG_PKTSTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "15057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317020@macro@USB_OTG_PKTSTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS",
+ "location": {
+ "column": "9",
+ "line": "15058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317122@macro@USB_OTG_PKTSTS_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_0",
+ "location": {
+ "column": "9",
+ "line": "15059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317222@macro@USB_OTG_PKTSTS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_1",
+ "location": {
+ "column": "9",
+ "line": "15060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317322@macro@USB_OTG_PKTSTS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_2",
+ "location": {
+ "column": "9",
+ "line": "15061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317422@macro@USB_OTG_PKTSTS_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_PKTSTS_3",
+ "location": {
+ "column": "9",
+ "line": "15062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_PKTSTS_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317524@macro@USB_OTG_EPNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "15064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317605@macro@USB_OTG_EPNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "15065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317705@macro@USB_OTG_EPNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM",
+ "location": {
+ "column": "9",
+ "line": "15066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317809@macro@USB_OTG_EPNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_0",
+ "location": {
+ "column": "9",
+ "line": "15067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1317909@macro@USB_OTG_EPNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_1",
+ "location": {
+ "column": "9",
+ "line": "15068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318009@macro@USB_OTG_EPNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_2",
+ "location": {
+ "column": "9",
+ "line": "15069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318109@macro@USB_OTG_EPNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_EPNUM_3",
+ "location": {
+ "column": "9",
+ "line": "15070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_EPNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318211@macro@USB_OTG_FRMNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "15072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318292@macro@USB_OTG_FRMNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "15073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318392@macro@USB_OTG_FRMNUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM",
+ "location": {
+ "column": "9",
+ "line": "15074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318493@macro@USB_OTG_FRMNUM_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_0",
+ "location": {
+ "column": "9",
+ "line": "15075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318593@macro@USB_OTG_FRMNUM_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_1",
+ "location": {
+ "column": "9",
+ "line": "15076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318693@macro@USB_OTG_FRMNUM_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_2",
+ "location": {
+ "column": "9",
+ "line": "15077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1318793@macro@USB_OTG_FRMNUM_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FRMNUM_3",
+ "location": {
+ "column": "9",
+ "line": "15078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FRMNUM_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319067@macro@IS_ADC_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ADC_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_ADC_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319263@macro@IS_ADC_MULTIMODE_MASTER_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ADC_MULTIMODE_MASTER_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_ADC_MULTIMODE_MASTER_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319338@macro@IS_ADC_COMMON_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ADC_COMMON_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_ADC_COMMON_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319494@macro@IS_CAN_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_CAN_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_CAN_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319704@macro@IS_CRC_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_CRC_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_CRC_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319847@macro@IS_DAC_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DAC_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_DAC_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1319991@macro@IS_DCMI_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DCMI_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_DCMI_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1320136@macro@IS_DMA_STREAM_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_STREAM_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_DMA_STREAM_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1321512@macro@IS_GPIO_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_GPIO_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1322204@macro@IS_I2C_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2C_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_I2C_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1322482@macro@IS_SMBUS_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SMBUS_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_SMBUS_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1322627@macro@IS_I2S_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2S_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_I2S_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1322840@macro@IS_I2S_EXT_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2S_EXT_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_I2S_EXT_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1323003@macro@IS_I2S_ALL_INSTANCE_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2S_ALL_INSTANCE_EXT",
+ "location": {
+ "column": "9",
+ "line": "15158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_I2S_ALL_INSTANCE_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1323147@macro@IS_RNG_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RNG_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_RNG_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1323291@macro@IS_RTC_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RTC_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_RTC_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1323437@macro@IS_SPI_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SPI_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_SPI_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1323717@macro@IS_TIM_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1324680@macro@IS_TIM_CC1_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CC1_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CC1_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1325588@macro@IS_TIM_CC2_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CC2_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CC2_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1326198@macro@IS_TIM_CC3_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CC3_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CC3_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1326686@macro@IS_TIM_CC4_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CC4_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CC4_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1327162@macro@IS_TIM_ADVANCED_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_ADVANCED_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_ADVANCED_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1327383@macro@IS_TIM_XOR_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_XOR_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_XOR_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1327871@macro@IS_TIM_DMA_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_DMA_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_DMA_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1328479@macro@IS_TIM_DMA_CC_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_DMA_CC_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_DMA_CC_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1328973@macro@IS_TIM_CCDMA_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CCDMA_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CCDMA_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1329467@macro@IS_TIM_DMABURST_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_DMABURST_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_DMABURST_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1329979@macro@IS_TIM_MASTER_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_MASTER_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_MASTER_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1330618@macro@IS_TIM_SLAVE_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_SLAVE_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_SLAVE_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1331241@macro@IS_TIM_32B_COUNTER_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_32B_COUNTER_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_32B_COUNTER_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1331467@macro@IS_TIM_ETR_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_ETR_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_ETR_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1331949@macro@IS_TIM_REMAP_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_REMAP_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_REMAP_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1332236@macro@IS_TIM_CCX_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CCX_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CCX_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1335109@macro@IS_TIM_CCXN_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CCXN_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CCXN_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1335691@macro@IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1336269@macro@IS_TIM_CLOCK_DIVISION_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CLOCK_DIVISION_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CLOCK_DIVISION_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1337275@macro@IS_TIM_COMMUTATION_EVENT_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1337516@macro@IS_TIM_OCXREF_CLEAR_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_OCXREF_CLEAR_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_OCXREF_CLEAR_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1338088@macro@IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1338833@macro@IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1339410@macro@IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1340154@macro@IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1340899@macro@IS_TIM_REPETITION_COUNTER_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_REPETITION_COUNTER_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_REPETITION_COUNTER_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1341143@macro@IS_TIM_ENCODER_INTERFACE_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1341870@macro@IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1342458@macro@IS_TIM_BREAK_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TIM_BREAK_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_TIM_BREAK_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1342676@macro@IS_USART_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_USART_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_USART_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1343019@macro@IS_UART_HALFDUPLEX_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_HALFDUPLEX_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_UART_HALFDUPLEX_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1343495@macro@IS_UART_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_UART_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1343642@macro@IS_UART_HWFLOW_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_HWFLOW_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_UART_HWFLOW_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1343999@macro@IS_UART_LIN_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_LIN_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_UART_LIN_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1344150@macro@IS_SMARTCARD_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SMARTCARD_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_SMARTCARD_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1344510@macro@IS_IRDA_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_IRDA_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_IRDA_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1344982@macro@IS_PCD_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PCD_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_PCD_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345206@macro@IS_HCD_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_HCD_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_HCD_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345430@macro@IS_SDIO_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SDIO_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_SDIO_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345575@macro@IS_IWDG_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_IWDG_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_IWDG_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345721@macro@IS_WWDG_ALL_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_WWDG_ALL_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "15533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "IS_WWDG_ALL_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345867@macro@USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
+ "location": {
+ "column": "9",
+ "line": "15536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1345926@macro@USB_OTG_FS_MAX_IN_ENDPOINTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS_MAX_IN_ENDPOINTS",
+ "location": {
+ "column": "9",
+ "line": "15537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS_MAX_IN_ENDPOINTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346008@macro@USB_OTG_FS_MAX_OUT_ENDPOINTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
+ "location": {
+ "column": "9",
+ "line": "15538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346090@macro@USB_OTG_FS_TOTAL_FIFO_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_FS_TOTAL_FIFO_SIZE",
+ "location": {
+ "column": "9",
+ "line": "15539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_FS_TOTAL_FIFO_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346231@macro@RCC_PLLCFGR_RST_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLCFGR_RST_VALUE",
+ "location": {
+ "column": "9",
+ "line": "15544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLCFGR_RST_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346287@macro@RCC_PLLI2SCFGR_RST_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SCFGR_RST_VALUE",
+ "location": {
+ "column": "9",
+ "line": "15545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLI2SCFGR_RST_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346345@macro@RCC_MAX_FREQUENCY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MAX_FREQUENCY",
+ "location": {
+ "column": "9",
+ "line": "15547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_MAX_FREQUENCY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346438@macro@RCC_MAX_FREQUENCY_SCALE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MAX_FREQUENCY_SCALE1",
+ "location": {
+ "column": "9",
+ "line": "15548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_MAX_FREQUENCY_SCALE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346560@macro@RCC_MAX_FREQUENCY_SCALE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MAX_FREQUENCY_SCALE2",
+ "location": {
+ "column": "9",
+ "line": "15549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_MAX_FREQUENCY_SCALE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346682@macro@RCC_PLLVCO_OUTPUT_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLVCO_OUTPUT_MIN",
+ "location": {
+ "column": "9",
+ "line": "15550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLVCO_OUTPUT_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346783@macro@RCC_PLLVCO_INPUT_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLVCO_INPUT_MIN",
+ "location": {
+ "column": "9",
+ "line": "15551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLVCO_INPUT_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346884@macro@RCC_PLLVCO_INPUT_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLVCO_INPUT_MAX",
+ "location": {
+ "column": "9",
+ "line": "15552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLVCO_INPUT_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1346985@macro@RCC_PLLVCO_OUTPUT_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLVCO_OUTPUT_MAX",
+ "location": {
+ "column": "9",
+ "line": "15553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLVCO_OUTPUT_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347088@macro@RCC_PLLN_MIN_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLN_MIN_VALUE",
+ "location": {
+ "column": "9",
+ "line": "15555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLN_MIN_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347136@macro@RCC_PLLN_MAX_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLN_MAX_VALUE",
+ "location": {
+ "column": "9",
+ "line": "15556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "RCC_PLLN_MAX_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347186@macro@FLASH_SCALE1_LATENCY1_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE1_LATENCY1_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE1_LATENCY1_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347303@macro@FLASH_SCALE1_LATENCY2_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE1_LATENCY2_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE1_LATENCY2_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347420@macro@FLASH_SCALE1_LATENCY3_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE1_LATENCY3_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE1_LATENCY3_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347537@macro@FLASH_SCALE1_LATENCY4_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE1_LATENCY4_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE1_LATENCY4_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347654@macro@FLASH_SCALE1_LATENCY5_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE1_LATENCY5_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE1_LATENCY5_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347773@macro@FLASH_SCALE2_LATENCY1_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE2_LATENCY1_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE2_LATENCY1_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1347890@macro@FLASH_SCALE2_LATENCY2_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE2_LATENCY2_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE2_LATENCY2_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348007@macro@FLASH_SCALE2_LATENCY3_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE2_LATENCY3_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE2_LATENCY3_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348124@macro@FLASH_SCALE2_LATENCY4_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SCALE2_LATENCY4_FREQ",
+ "location": {
+ "column": "9",
+ "line": "15567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FLASH_SCALE2_LATENCY4_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348243@macro@USB_OTG_HS_HOST_MAX_CHANNEL_NBR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS_HOST_MAX_CHANNEL_NBR",
+ "location": {
+ "column": "9",
+ "line": "15569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS_HOST_MAX_CHANNEL_NBR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348303@macro@USB_OTG_HS_MAX_IN_ENDPOINTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS_MAX_IN_ENDPOINTS",
+ "location": {
+ "column": "9",
+ "line": "15570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS_MAX_IN_ENDPOINTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348385@macro@USB_OTG_HS_MAX_OUT_ENDPOINTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS_MAX_OUT_ENDPOINTS",
+ "location": {
+ "column": "9",
+ "line": "15571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS_MAX_OUT_ENDPOINTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1348467@macro@USB_OTG_HS_TOTAL_FIFO_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_OTG_HS_TOTAL_FIFO_SIZE",
+ "location": {
+ "column": "9",
+ "line": "15572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "USB_OTG_HS_TOTAL_FIFO_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1349144@macro@FMC_IRQn",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_IRQn",
+ "location": {
+ "column": "9",
+ "line": "15581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FMC_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f407xx.h@1349219@macro@FMC_IRQHandler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_IRQHandler",
+ "location": {
+ "column": "9",
+ "line": "15584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f407xx.h"
+ },
+ "name": "FMC_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@1143@macro@OS_TASK_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OS_TASK_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@1165@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskChangePrio",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskChangePrio(INT8U, INT8U)",
+ "location": {
+ "column": "8",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskChangePrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2474@F@OSTaskChangePrio@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2528@F@OSTaskChangePrio@pevents",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevents",
+ "location": {
+ "column": "16",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "pevents",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2569@F@OSTaskChangePrio@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2591@F@OSTaskChangePrio@y_new",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y_new",
+ "location": {
+ "column": "16",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "y_new",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2614@F@OSTaskChangePrio@x_new",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "x_new",
+ "location": {
+ "column": "16",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "x_new",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2637@F@OSTaskChangePrio@y_old",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y_old",
+ "location": {
+ "column": "16",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "y_old",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2660@F@OSTaskChangePrio@bity_new",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bity_new",
+ "location": {
+ "column": "16",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "bity_new",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2686@F@OSTaskChangePrio@bitx_new",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitx_new",
+ "location": {
+ "column": "16",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "bitx_new",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2712@F@OSTaskChangePrio@bity_old",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bity_old",
+ "location": {
+ "column": "16",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "bity_old",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2738@F@OSTaskChangePrio@bitx_old",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitx_old",
+ "location": {
+ "column": "16",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "bitx_old",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@2794@F@OSTaskChangePrio@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskCreate(void (*)(void *), void *, OS_STK *, INT8U)",
+ "location": {
+ "column": "8",
+ "line": "219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@9764@F@OSTaskCreate@psp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psp",
+ "location": {
+ "column": "17",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "psp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@9786@F@OSTaskCreate@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "17",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@9915@F@OSTaskCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateExt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskCreateExt(void (*)(void *), void *, OS_STK *, INT8U, INT16U, OS_STK *, INT32U, void *, INT16U)",
+ "location": {
+ "column": "8",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskCreateExt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@17064@F@OSTaskCreateExt@psp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psp",
+ "location": {
+ "column": "17",
+ "line": "357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "psp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@17086@F@OSTaskCreateExt@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "17",
+ "line": "358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@17215@F@OSTaskCreateExt@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskDel(INT8U)",
+ "location": {
+ "column": "8",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@21929@F@OSTaskDel@pnode",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode",
+ "location": {
+ "column": "19",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "pnode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@21963@F@OSTaskDel@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "19",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@22095@F@OSTaskDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelReq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskDelReq(INT8U)",
+ "location": {
+ "column": "8",
+ "line": "613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskDelReq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@29841@F@OSTaskDelReq@stat",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "stat",
+ "location": {
+ "column": "16",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "stat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@29863@F@OSTaskDelReq@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@29992@F@OSTaskDelReq@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskNameGet(INT8U, INT8U **, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskNameGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@33138@F@OSTaskNameGet@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@33160@F@OSTaskNameGet@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "16",
+ "line": "693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@33288@F@OSTaskNameGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskNameSet(INT8U, INT8U *, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskNameSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@36540@F@OSTaskNameSet@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@36669@F@OSTaskNameSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskResume",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskResume(INT8U)",
+ "location": {
+ "column": "8",
+ "line": "846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskResume",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@39580@F@OSTaskResume@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@39709@F@OSTaskResume@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkChk",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskStkChk(INT8U, OS_STK_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskStkChk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@42807@F@OSTaskStkChk@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@42829@F@OSTaskStkChk@pchk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pchk",
+ "location": {
+ "column": "16",
+ "line": "920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "pchk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@42851@F@OSTaskStkChk@nfree",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nfree",
+ "location": {
+ "column": "16",
+ "line": "921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "nfree",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@42874@F@OSTaskStkChk@size",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "size",
+ "location": {
+ "column": "16",
+ "line": "922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "size",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@43003@F@OSTaskStkChk@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSuspend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskSuspend(INT8U)",
+ "location": {
+ "column": "8",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskSuspend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@46417@F@OSTaskSuspend@self",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "self",
+ "location": {
+ "column": "16",
+ "line": "1004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "self",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@46439@F@OSTaskSuspend@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "1005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@46461@F@OSTaskSuspend@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "16",
+ "line": "1006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@46587@F@OSTaskSuspend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskQuery(INT8U, OS_TCB *)",
+ "location": {
+ "column": "8",
+ "line": "1078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@49752@F@OSTaskQuery@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "1081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@49881@F@OSTaskQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT32U OSTaskRegGet(INT8U, INT8U, INT8U *)",
+ "location": {
+ "column": "9",
+ "line": "1146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskRegGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@52879@F@OSTaskRegGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@52916@F@OSTaskRegGet@value",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "value",
+ "location": {
+ "column": "16",
+ "line": "1153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "value",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@52939@F@OSTaskRegGet@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "1154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGetID",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTaskRegGetID(INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "1209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskRegGetID",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@54982@F@OSTaskRegGetID@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@55019@F@OSTaskRegGetID@id",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "id",
+ "location": {
+ "column": "16",
+ "line": "1214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "id",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskRegSet(INT8U, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OSTaskRegSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@57750@F@OSTaskRegSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_task.c@57787@F@OSTaskRegSet@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "1277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskReturn",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_TaskReturn(void)",
+ "location": {
+ "column": "7",
+ "line": "1327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OS_TaskReturn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStkClr",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_TaskStkClr(OS_STK *, INT32U, INT16U)",
+ "location": {
+ "column": "7",
+ "line": "1364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_task.c"
+ },
+ "name": "OS_TaskStkClr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@1146@macro@OS_FLAG_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FLAG_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@1168@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@F@OS_FlagBlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_FlagBlock(OS_FLAG_GRP *, OS_FLAG_NODE *, OS_FLAGS, INT8U, INT32U)",
+ "location": {
+ "column": "18",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagBlock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@F@OS_FlagTaskRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OS_FlagTaskRdy(OS_FLAG_NODE *, OS_FLAGS, INT8U)",
+ "location": {
+ "column": "18",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagTaskRdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagAccept",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAGS OSFlagAccept(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "11",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagAccept",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@5204@F@OSFlagAccept@flags_rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags_rdy",
+ "location": {
+ "column": "19",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags_rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@5234@F@OSFlagAccept@result",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "result",
+ "location": {
+ "column": "19",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "result",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@5261@F@OSFlagAccept@consume",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "consume",
+ "location": {
+ "column": "19",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "consume",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@5396@F@OSFlagAccept@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAG_GRP * OSFlagCreate(OS_FLAGS, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@10707@F@OSFlagCreate@pgrp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pgrp",
+ "location": {
+ "column": "18",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pgrp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@10838@F@OSFlagCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "18",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAG_GRP * OSFlagDel(OS_FLAG_GRP *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@15674@F@OSFlagDel@tasks_waiting",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tasks_waiting",
+ "location": {
+ "column": "19",
+ "line": "322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "tasks_waiting",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@15708@F@OSFlagDel@pnode",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode",
+ "location": {
+ "column": "19",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pnode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@15734@F@OSFlagDel@pgrp_return",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pgrp_return",
+ "location": {
+ "column": "19",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pgrp_return",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@15873@F@OSFlagDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSFlagNameGet(OS_FLAG_GRP *, INT8U **, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagNameGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@21270@F@OSFlagNameGet@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "16",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@21398@F@OSFlagNameGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSFlagNameSet(OS_FLAG_GRP *, INT8U *, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagNameSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@23897@F@OSFlagNameSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAGS OSFlagPend(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "11",
+ "line": "620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28686@F@OSFlagPend@node",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "node",
+ "location": {
+ "column": "19",
+ "line": "626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "node",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28711@F@OSFlagPend@flags_rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags_rdy",
+ "location": {
+ "column": "19",
+ "line": "627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags_rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28741@F@OSFlagPend@result",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "result",
+ "location": {
+ "column": "19",
+ "line": "628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "result",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28768@F@OSFlagPend@pend_stat",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pend_stat",
+ "location": {
+ "column": "19",
+ "line": "629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pend_stat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28798@F@OSFlagPend@consume",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "consume",
+ "location": {
+ "column": "19",
+ "line": "630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "consume",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@28933@F@OSFlagPend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPendGetFlagsRdy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAGS OSFlagPendGetFlagsRdy(void)",
+ "location": {
+ "column": "11",
+ "line": "820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagPendGetFlagsRdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@38165@F@OSFlagPendGetFlagsRdy@flags",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags",
+ "location": {
+ "column": "19",
+ "line": "822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@38298@F@OSFlagPendGetFlagsRdy@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPost",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAGS OSFlagPost(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "11",
+ "line": "877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagPost",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@40900@F@OSFlagPost@pnode",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode",
+ "location": {
+ "column": "19",
+ "line": "882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pnode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@40926@F@OSFlagPost@sched",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "sched",
+ "location": {
+ "column": "19",
+ "line": "883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "sched",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@40952@F@OSFlagPost@flags_cur",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags_cur",
+ "location": {
+ "column": "19",
+ "line": "884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags_cur",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@40982@F@OSFlagPost@flags_rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags_rdy",
+ "location": {
+ "column": "19",
+ "line": "885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags_rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@41012@F@OSFlagPost@rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "rdy",
+ "location": {
+ "column": "19",
+ "line": "886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@41143@F@OSFlagPost@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "19",
+ "line": "888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_FLAGS OSFlagQuery(OS_FLAG_GRP *, INT8U *)",
+ "location": {
+ "column": "11",
+ "line": "1017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OSFlagQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@46807@F@OSFlagQuery@flags",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flags",
+ "location": {
+ "column": "16",
+ "line": "1020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "flags",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@46937@F@OSFlagQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@F@OS_FlagBlock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_FlagBlock(OS_FLAG_GRP *, OS_FLAG_NODE *, OS_FLAGS, INT8U, INT32U)",
+ "location": {
+ "column": "15",
+ "line": "1090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagBlock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@50046@F@OS_FlagBlock@pnode_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode_next",
+ "location": {
+ "column": "20",
+ "line": "1096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pnode_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@50078@F@OS_FlagBlock@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "20",
+ "line": "1097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_FlagInit(void)",
+ "location": {
+ "column": "7",
+ "line": "1142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@52764@F@OS_FlagInit@ix",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix",
+ "location": {
+ "column": "19",
+ "line": "1155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "ix",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@52787@F@OS_FlagInit@ix_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix_next",
+ "location": {
+ "column": "19",
+ "line": "1156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "ix_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@52815@F@OS_FlagInit@pgrp1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pgrp1",
+ "location": {
+ "column": "19",
+ "line": "1157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pgrp1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@52841@F@OS_FlagInit@pgrp2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pgrp2",
+ "location": {
+ "column": "19",
+ "line": "1158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pgrp2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@F@OS_FlagTaskRdy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "BOOLEAN OS_FlagTaskRdy(OS_FLAG_NODE *, OS_FLAGS, INT8U)",
+ "location": {
+ "column": "18",
+ "line": "1209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagTaskRdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@55238@F@OS_FlagTaskRdy@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "15",
+ "line": "1213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@55259@F@OS_FlagTaskRdy@sched",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "sched",
+ "location": {
+ "column": "15",
+ "line": "1214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "sched",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagUnlink",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_FlagUnlink(OS_FLAG_NODE *)",
+ "location": {
+ "column": "7",
+ "line": "1256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "OS_FlagUnlink",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@57052@F@OS_FlagUnlink@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "19",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@57085@F@OS_FlagUnlink@pgrp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pgrp",
+ "location": {
+ "column": "19",
+ "line": "1261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pgrp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@57110@F@OS_FlagUnlink@pnode_prev",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode_prev",
+ "location": {
+ "column": "19",
+ "line": "1262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pnode_prev",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_flag.c@57141@F@OS_FlagUnlink@pnode_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pnode_next",
+ "location": {
+ "column": "19",
+ "line": "1263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_flag.c"
+ },
+ "name": "pnode_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@1078@macro@OS_uCOS_II_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_uCOS_II_H",
+ "location": {
+ "column": "11",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_uCOS_II_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@1436@macro@OS_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_VERSION",
+ "location": {
+ "column": "10",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_VERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2226@macro@OS_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EXT",
+ "location": {
+ "column": "10",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2250@macro@OS_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EXT",
+ "location": {
+ "column": "10",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2304@macro@OS_FALSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FALSE",
+ "location": {
+ "column": "10",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FALSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2376@macro@OS_TRUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRUE",
+ "location": {
+ "column": "10",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TRUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2430@macro@OS_ASCII_NUL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ASCII_NUL",
+ "location": {
+ "column": "10",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ASCII_NUL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2475@macro@OS_PRIO_SELF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_PRIO_SELF",
+ "location": {
+ "column": "10",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_PRIO_SELF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2582@macro@OS_PRIO_MUTEX_CEIL_DIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_PRIO_MUTEX_CEIL_DIS",
+ "location": {
+ "column": "10",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_PRIO_MUTEX_CEIL_DIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2717@macro@OS_N_SYS_TASKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_N_SYS_TASKS",
+ "location": {
+ "column": "10",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_N_SYS_TASKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2885@macro@OS_TASK_STAT_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_STAT_PRIO",
+ "location": {
+ "column": "10",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_STAT_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@2992@macro@OS_TASK_IDLE_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_IDLE_PRIO",
+ "location": {
+ "column": "10",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_IDLE_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3128@macro@OS_EVENT_TBL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TBL_SIZE",
+ "location": {
+ "column": "10",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TBL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3235@macro@OS_RDY_TBL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_RDY_TBL_SIZE",
+ "location": {
+ "column": "10",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_RDY_TBL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3573@macro@OS_TASK_IDLE_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_IDLE_ID",
+ "location": {
+ "column": "10",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_IDLE_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3680@macro@OS_TASK_STAT_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_STAT_ID",
+ "location": {
+ "column": "10",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_STAT_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3724@macro@OS_TASK_TMR_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_TMR_ID",
+ "location": {
+ "column": "10",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_TMR_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3770@macro@OS_EVENT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_EN",
+ "location": {
+ "column": "10",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@3906@macro@OS_TCB_RESERVED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TCB_RESERVED",
+ "location": {
+ "column": "10",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TCB_RESERVED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4251@macro@OS_STAT_RDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_RDY",
+ "location": {
+ "column": "10",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_RDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4358@macro@OS_STAT_SEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_SEM",
+ "location": {
+ "column": "10",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_SEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4465@macro@OS_STAT_MBOX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_MBOX",
+ "location": {
+ "column": "10",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_MBOX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4572@macro@OS_STAT_Q",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_Q",
+ "location": {
+ "column": "10",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_Q",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4679@macro@OS_STAT_SUSPEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_SUSPEND",
+ "location": {
+ "column": "10",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_SUSPEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4786@macro@OS_STAT_MUTEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_MUTEX",
+ "location": {
+ "column": "10",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_MUTEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@4893@macro@OS_STAT_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_FLAG",
+ "location": {
+ "column": "10",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@5000@macro@OS_STAT_MULTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_MULTI",
+ "location": {
+ "column": "10",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_MULTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@5109@macro@OS_STAT_PEND_ANY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_PEND_ANY",
+ "location": {
+ "column": "10",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_PEND_ANY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@5518@macro@OS_STAT_PEND_OK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_PEND_OK",
+ "location": {
+ "column": "10",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_PEND_OK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@5625@macro@OS_STAT_PEND_TO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_PEND_TO",
+ "location": {
+ "column": "10",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_PEND_TO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@5732@macro@OS_STAT_PEND_ABORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STAT_PEND_ABORT",
+ "location": {
+ "column": "10",
+ "line": "123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STAT_PEND_ABORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6123@macro@OS_EVENT_TYPE_UNUSED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_UNUSED",
+ "location": {
+ "column": "10",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_UNUSED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6167@macro@OS_EVENT_TYPE_MBOX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_MBOX",
+ "location": {
+ "column": "10",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_MBOX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6211@macro@OS_EVENT_TYPE_Q",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_Q",
+ "location": {
+ "column": "10",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_Q",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6255@macro@OS_EVENT_TYPE_SEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_SEM",
+ "location": {
+ "column": "10",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_SEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6299@macro@OS_EVENT_TYPE_MUTEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_MUTEX",
+ "location": {
+ "column": "10",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_MUTEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6343@macro@OS_EVENT_TYPE_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_TYPE_FLAG",
+ "location": {
+ "column": "10",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT_TYPE_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6389@macro@OS_TMR_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_TYPE",
+ "location": {
+ "column": "10",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6886@macro@OS_FLAG_WAIT_CLR_ALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_CLR_ALL",
+ "location": {
+ "column": "10",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_CLR_ALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@6993@macro@OS_FLAG_WAIT_CLR_AND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_CLR_AND",
+ "location": {
+ "column": "10",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_CLR_AND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7039@macro@OS_FLAG_WAIT_CLR_ANY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_CLR_ANY",
+ "location": {
+ "column": "10",
+ "line": "148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_CLR_ANY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7146@macro@OS_FLAG_WAIT_CLR_OR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_CLR_OR",
+ "location": {
+ "column": "10",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_CLR_OR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7192@macro@OS_FLAG_WAIT_SET_ALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_SET_ALL",
+ "location": {
+ "column": "10",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_SET_ALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7299@macro@OS_FLAG_WAIT_SET_AND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_SET_AND",
+ "location": {
+ "column": "10",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_SET_AND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7345@macro@OS_FLAG_WAIT_SET_ANY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_SET_ANY",
+ "location": {
+ "column": "10",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_SET_ANY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7452@macro@OS_FLAG_WAIT_SET_OR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_SET_OR",
+ "location": {
+ "column": "10",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_WAIT_SET_OR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7500@macro@OS_FLAG_CONSUME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_CONSUME",
+ "location": {
+ "column": "10",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_CONSUME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7611@macro@OS_FLAG_CLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_CLR",
+ "location": {
+ "column": "10",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_CLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@7655@macro@OS_FLAG_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_SET",
+ "location": {
+ "column": "10",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@8068@macro@OS_TICK_STEP_DIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TICK_STEP_DIS",
+ "location": {
+ "column": "10",
+ "line": "173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TICK_STEP_DIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@8175@macro@OS_TICK_STEP_WAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TICK_STEP_WAIT",
+ "location": {
+ "column": "10",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TICK_STEP_WAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@8282@macro@OS_TICK_STEP_ONCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TICK_STEP_ONCE",
+ "location": {
+ "column": "10",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TICK_STEP_ONCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@8718@macro@OS_DEL_NO_PEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_DEL_NO_PEND",
+ "location": {
+ "column": "10",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_DEL_NO_PEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@8762@macro@OS_DEL_ALWAYS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_DEL_ALWAYS",
+ "location": {
+ "column": "10",
+ "line": "184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_DEL_ALWAYS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@9169@macro@OS_PEND_OPT_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_PEND_OPT_NONE",
+ "location": {
+ "column": "10",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_PEND_OPT_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@9276@macro@OS_PEND_OPT_BROADCAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_PEND_OPT_BROADCAST",
+ "location": {
+ "column": "10",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_PEND_OPT_BROADCAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@9762@macro@OS_POST_OPT_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_POST_OPT_NONE",
+ "location": {
+ "column": "10",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_POST_OPT_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@9869@macro@OS_POST_OPT_BROADCAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_POST_OPT_BROADCAST",
+ "location": {
+ "column": "10",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_POST_OPT_BROADCAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@9976@macro@OS_POST_OPT_FRONT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_POST_OPT_FRONT",
+ "location": {
+ "column": "10",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_POST_OPT_FRONT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10083@macro@OS_POST_OPT_NO_SCHED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_POST_OPT_NO_SCHED",
+ "location": {
+ "column": "10",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_POST_OPT_NO_SCHED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10485@macro@OS_TASK_OPT_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_OPT_NONE",
+ "location": {
+ "column": "10",
+ "line": "213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_OPT_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10592@macro@OS_TASK_OPT_STK_CHK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_OPT_STK_CHK",
+ "location": {
+ "column": "10",
+ "line": "214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_OPT_STK_CHK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10699@macro@OS_TASK_OPT_STK_CLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_OPT_STK_CLR",
+ "location": {
+ "column": "10",
+ "line": "215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_OPT_STK_CLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10806@macro@OS_TASK_OPT_SAVE_FP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_OPT_SAVE_FP",
+ "location": {
+ "column": "10",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_OPT_SAVE_FP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@10913@macro@OS_TASK_OPT_NO_TLS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_OPT_NO_TLS",
+ "location": {
+ "column": "10",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TASK_OPT_NO_TLS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@11321@macro@OS_TMR_OPT_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_OPT_NONE",
+ "location": {
+ "column": "10",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_OPT_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@11430@macro@OS_TMR_OPT_ONE_SHOT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_OPT_ONE_SHOT",
+ "location": {
+ "column": "10",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_OPT_ONE_SHOT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@11537@macro@OS_TMR_OPT_PERIODIC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_OPT_PERIODIC",
+ "location": {
+ "column": "10",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_OPT_PERIODIC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@11646@macro@OS_TMR_OPT_CALLBACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_OPT_CALLBACK",
+ "location": {
+ "column": "10",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_OPT_CALLBACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@11753@macro@OS_TMR_OPT_CALLBACK_ARG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_OPT_CALLBACK_ARG",
+ "location": {
+ "column": "10",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_OPT_CALLBACK_ARG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12143@macro@OS_TMR_STATE_UNUSED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_STATE_UNUSED",
+ "location": {
+ "column": "10",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_STATE_UNUSED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12187@macro@OS_TMR_STATE_STOPPED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_STATE_STOPPED",
+ "location": {
+ "column": "10",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_STATE_STOPPED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12231@macro@OS_TMR_STATE_COMPLETED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_STATE_COMPLETED",
+ "location": {
+ "column": "10",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_STATE_COMPLETED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12275@macro@OS_TMR_STATE_RUNNING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_STATE_RUNNING",
+ "location": {
+ "column": "10",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_STATE_RUNNING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12601@macro@OS_ERR_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_NONE",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12647@macro@OS_ERR_EVENT_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_EVENT_TYPE",
+ "location": {
+ "column": "9",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_EVENT_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12691@macro@OS_ERR_PEND_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PEND_ISR",
+ "location": {
+ "column": "9",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PEND_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12735@macro@OS_ERR_POST_NULL_PTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_POST_NULL_PTR",
+ "location": {
+ "column": "9",
+ "line": "251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_POST_NULL_PTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12779@macro@OS_ERR_PEVENT_NULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PEVENT_NULL",
+ "location": {
+ "column": "9",
+ "line": "252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PEVENT_NULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12823@macro@OS_ERR_POST_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_POST_ISR",
+ "location": {
+ "column": "9",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_POST_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12867@macro@OS_ERR_QUERY_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_QUERY_ISR",
+ "location": {
+ "column": "9",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_QUERY_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12911@macro@OS_ERR_INVALID_OPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_INVALID_OPT",
+ "location": {
+ "column": "9",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_INVALID_OPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12955@macro@OS_ERR_ID_INVALID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_ID_INVALID",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_ID_INVALID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@12999@macro@OS_ERR_PDATA_NULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PDATA_NULL",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PDATA_NULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13045@macro@OS_ERR_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13089@macro@OS_ERR_EVENT_NAME_TOO_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_EVENT_NAME_TOO_LONG",
+ "location": {
+ "column": "9",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_EVENT_NAME_TOO_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13133@macro@OS_ERR_PNAME_NULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PNAME_NULL",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PNAME_NULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13177@macro@OS_ERR_PEND_LOCKED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PEND_LOCKED",
+ "location": {
+ "column": "9",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PEND_LOCKED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13221@macro@OS_ERR_PEND_ABORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PEND_ABORT",
+ "location": {
+ "column": "9",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PEND_ABORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13265@macro@OS_ERR_DEL_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_DEL_ISR",
+ "location": {
+ "column": "9",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_DEL_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13309@macro@OS_ERR_CREATE_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_CREATE_ISR",
+ "location": {
+ "column": "9",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_CREATE_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13353@macro@OS_ERR_NAME_GET_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_NAME_GET_ISR",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_NAME_GET_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13397@macro@OS_ERR_NAME_SET_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_NAME_SET_ISR",
+ "location": {
+ "column": "9",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_NAME_SET_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13441@macro@OS_ERR_ILLEGAL_CREATE_RUN_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_ILLEGAL_CREATE_RUN_TIME",
+ "location": {
+ "column": "9",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_ILLEGAL_CREATE_RUN_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13487@macro@OS_ERR_MBOX_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MBOX_FULL",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MBOX_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13531@macro@OS_ERR_ILLEGAL_DEL_RUN_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_ILLEGAL_DEL_RUN_TIME",
+ "location": {
+ "column": "9",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_ILLEGAL_DEL_RUN_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13577@macro@OS_ERR_Q_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_Q_FULL",
+ "location": {
+ "column": "9",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_Q_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13621@macro@OS_ERR_Q_EMPTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_Q_EMPTY",
+ "location": {
+ "column": "9",
+ "line": "274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_Q_EMPTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13667@macro@OS_ERR_PRIO_EXIST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PRIO_EXIST",
+ "location": {
+ "column": "9",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PRIO_EXIST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13711@macro@OS_ERR_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PRIO",
+ "location": {
+ "column": "9",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13755@macro@OS_ERR_PRIO_INVALID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PRIO_INVALID",
+ "location": {
+ "column": "9",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PRIO_INVALID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13801@macro@OS_ERR_SCHED_LOCKED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_SCHED_LOCKED",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_SCHED_LOCKED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13845@macro@OS_ERR_SEM_OVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_SEM_OVF",
+ "location": {
+ "column": "9",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_SEM_OVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13891@macro@OS_ERR_TASK_CREATE_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_CREATE_ISR",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_CREATE_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13935@macro@OS_ERR_TASK_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_DEL",
+ "location": {
+ "column": "9",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@13979@macro@OS_ERR_TASK_DEL_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_DEL_IDLE",
+ "location": {
+ "column": "9",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_DEL_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14023@macro@OS_ERR_TASK_DEL_REQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_DEL_REQ",
+ "location": {
+ "column": "9",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_DEL_REQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14067@macro@OS_ERR_TASK_DEL_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_DEL_ISR",
+ "location": {
+ "column": "9",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_DEL_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14111@macro@OS_ERR_TASK_NAME_TOO_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_NAME_TOO_LONG",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_NAME_TOO_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14155@macro@OS_ERR_TASK_NO_MORE_TCB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_NO_MORE_TCB",
+ "location": {
+ "column": "9",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_NO_MORE_TCB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14199@macro@OS_ERR_TASK_NOT_EXIST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_NOT_EXIST",
+ "location": {
+ "column": "9",
+ "line": "290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_NOT_EXIST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14243@macro@OS_ERR_TASK_NOT_SUSPENDED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_NOT_SUSPENDED",
+ "location": {
+ "column": "9",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_NOT_SUSPENDED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14287@macro@OS_ERR_TASK_OPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_OPT",
+ "location": {
+ "column": "9",
+ "line": "292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_OPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14331@macro@OS_ERR_TASK_RESUME_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_RESUME_PRIO",
+ "location": {
+ "column": "9",
+ "line": "293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_RESUME_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14375@macro@OS_ERR_TASK_SUSPEND_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_SUSPEND_IDLE",
+ "location": {
+ "column": "9",
+ "line": "294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_SUSPEND_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14419@macro@OS_ERR_TASK_SUSPEND_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_SUSPEND_PRIO",
+ "location": {
+ "column": "9",
+ "line": "295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_SUSPEND_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14463@macro@OS_ERR_TASK_WAITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TASK_WAITING",
+ "location": {
+ "column": "9",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TASK_WAITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14509@macro@OS_ERR_TIME_NOT_DLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_NOT_DLY",
+ "location": {
+ "column": "9",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_NOT_DLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14553@macro@OS_ERR_TIME_INVALID_MINUTES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_INVALID_MINUTES",
+ "location": {
+ "column": "9",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_INVALID_MINUTES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14597@macro@OS_ERR_TIME_INVALID_SECONDS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_INVALID_SECONDS",
+ "location": {
+ "column": "9",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_INVALID_SECONDS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14641@macro@OS_ERR_TIME_INVALID_MS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_INVALID_MS",
+ "location": {
+ "column": "9",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_INVALID_MS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14685@macro@OS_ERR_TIME_ZERO_DLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_ZERO_DLY",
+ "location": {
+ "column": "9",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_ZERO_DLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14729@macro@OS_ERR_TIME_DLY_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TIME_DLY_ISR",
+ "location": {
+ "column": "9",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TIME_DLY_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14775@macro@OS_ERR_MEM_INVALID_PART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_PART",
+ "location": {
+ "column": "9",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_PART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14819@macro@OS_ERR_MEM_INVALID_BLKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_BLKS",
+ "location": {
+ "column": "9",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_BLKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14863@macro@OS_ERR_MEM_INVALID_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_SIZE",
+ "location": {
+ "column": "9",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14907@macro@OS_ERR_MEM_NO_FREE_BLKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_NO_FREE_BLKS",
+ "location": {
+ "column": "9",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_NO_FREE_BLKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14951@macro@OS_ERR_MEM_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_FULL",
+ "location": {
+ "column": "9",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@14995@macro@OS_ERR_MEM_INVALID_PBLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_PBLK",
+ "location": {
+ "column": "9",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_PBLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15039@macro@OS_ERR_MEM_INVALID_PMEM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_PMEM",
+ "location": {
+ "column": "9",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_PMEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15083@macro@OS_ERR_MEM_INVALID_PDATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_PDATA",
+ "location": {
+ "column": "9",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_PDATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15127@macro@OS_ERR_MEM_INVALID_ADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_INVALID_ADDR",
+ "location": {
+ "column": "9",
+ "line": "313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_INVALID_ADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15171@macro@OS_ERR_MEM_NAME_TOO_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_MEM_NAME_TOO_LONG",
+ "location": {
+ "column": "9",
+ "line": "314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_MEM_NAME_TOO_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15217@macro@OS_ERR_NOT_MUTEX_OWNER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_NOT_MUTEX_OWNER",
+ "location": {
+ "column": "9",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_NOT_MUTEX_OWNER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15263@macro@OS_ERR_FLAG_INVALID_PGRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_INVALID_PGRP",
+ "location": {
+ "column": "9",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_INVALID_PGRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15307@macro@OS_ERR_FLAG_WAIT_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_WAIT_TYPE",
+ "location": {
+ "column": "9",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_WAIT_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15351@macro@OS_ERR_FLAG_NOT_RDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_NOT_RDY",
+ "location": {
+ "column": "9",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_NOT_RDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15395@macro@OS_ERR_FLAG_INVALID_OPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_INVALID_OPT",
+ "location": {
+ "column": "9",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_INVALID_OPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15439@macro@OS_ERR_FLAG_GRP_DEPLETED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_GRP_DEPLETED",
+ "location": {
+ "column": "9",
+ "line": "322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_GRP_DEPLETED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15483@macro@OS_ERR_FLAG_NAME_TOO_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_FLAG_NAME_TOO_LONG",
+ "location": {
+ "column": "9",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_FLAG_NAME_TOO_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15529@macro@OS_ERR_PCP_LOWER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_PCP_LOWER",
+ "location": {
+ "column": "9",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_PCP_LOWER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15575@macro@OS_ERR_TMR_INVALID_DLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_DLY",
+ "location": {
+ "column": "9",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_DLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15619@macro@OS_ERR_TMR_INVALID_PERIOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_PERIOD",
+ "location": {
+ "column": "9",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_PERIOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15663@macro@OS_ERR_TMR_INVALID_OPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_OPT",
+ "location": {
+ "column": "9",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_OPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15707@macro@OS_ERR_TMR_INVALID_NAME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_NAME",
+ "location": {
+ "column": "9",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_NAME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15751@macro@OS_ERR_TMR_NON_AVAIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_NON_AVAIL",
+ "location": {
+ "column": "9",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_NON_AVAIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15795@macro@OS_ERR_TMR_INACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INACTIVE",
+ "location": {
+ "column": "9",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15839@macro@OS_ERR_TMR_INVALID_DEST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_DEST",
+ "location": {
+ "column": "9",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_DEST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15883@macro@OS_ERR_TMR_INVALID_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_TYPE",
+ "location": {
+ "column": "9",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15927@macro@OS_ERR_TMR_INVALID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID",
+ "location": {
+ "column": "9",
+ "line": "335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@15971@macro@OS_ERR_TMR_ISR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_ISR",
+ "location": {
+ "column": "9",
+ "line": "336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_ISR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16015@macro@OS_ERR_TMR_NAME_TOO_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_NAME_TOO_LONG",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_NAME_TOO_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16059@macro@OS_ERR_TMR_INVALID_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_INVALID_STATE",
+ "location": {
+ "column": "9",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_INVALID_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16103@macro@OS_ERR_TMR_STOPPED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_STOPPED",
+ "location": {
+ "column": "9",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_STOPPED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16147@macro@OS_ERR_TMR_NO_CALLBACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TMR_NO_CALLBACK",
+ "location": {
+ "column": "9",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TMR_NO_CALLBACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16193@macro@OS_ERR_NO_MORE_ID_AVAIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_NO_MORE_ID_AVAIL",
+ "location": {
+ "column": "9",
+ "line": "342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_NO_MORE_ID_AVAIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16239@macro@OS_ERR_TLS_NO_MORE_AVAIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TLS_NO_MORE_AVAIL",
+ "location": {
+ "column": "9",
+ "line": "344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TLS_NO_MORE_AVAIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16283@macro@OS_ERR_TLS_ID_INVALID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TLS_ID_INVALID",
+ "location": {
+ "column": "9",
+ "line": "345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TLS_ID_INVALID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16327@macro@OS_ERR_TLS_NOT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TLS_NOT_EN",
+ "location": {
+ "column": "9",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TLS_NOT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16371@macro@OS_ERR_TLS_DESTRUCT_ASSIGNED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_TLS_DESTRUCT_ASSIGNED",
+ "location": {
+ "column": "9",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_TLS_DESTRUCT_ASSIGNED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@16415@macro@OS_ERR_OS_NOT_RUNNING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ERR_OS_NOT_RUNNING",
+ "location": {
+ "column": "9",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_ERR_OS_NOT_RUNNING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_PRIO",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "INT8U",
+ "location": {
+ "column": "19",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_event",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_event",
+ "location": {
+ "column": "16",
+ "line": "378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_event@FI@OSEventType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventType",
+ "location": {
+ "column": "14",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventType",
+ "origin": "user_include",
+ "scope": "os_event"
+ },
+ {
+ "ID": "c:@S@os_event@FI@OSEventPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventPtr",
+ "location": {
+ "column": "14",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventPtr",
+ "origin": "user_include",
+ "scope": "os_event"
+ },
+ {
+ "ID": "c:@S@os_event@FI@OSEventCnt",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventCnt",
+ "location": {
+ "column": "14",
+ "line": "381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventCnt",
+ "origin": "user_include",
+ "scope": "os_event"
+ },
+ {
+ "ID": "c:@S@os_event@FI@OSEventGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventGrp",
+ "location": {
+ "column": "14",
+ "line": "382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventGrp",
+ "origin": "user_include",
+ "scope": "os_event"
+ },
+ {
+ "ID": "c:@S@os_event@FI@OSEventTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "14",
+ "line": "383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": "os_event"
+ },
+ {
+ "ID": "c:@S@os_event@FI@OSEventName",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventName",
+ "location": {
+ "column": "14",
+ "line": "386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventName",
+ "origin": "user_include",
+ "scope": "os_event"
+ }
+ ],
+ "name": "os_event",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_EVENT",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_event",
+ "location": {
+ "column": "3",
+ "line": "388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_FLAGS",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "INT16U",
+ "location": {
+ "column": "19",
+ "line": "405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_flag_grp",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_flag_grp",
+ "location": {
+ "column": "16",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_flag_grp@FI@OSFlagType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagType",
+ "location": {
+ "column": "19",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagType",
+ "origin": "user_include",
+ "scope": "os_flag_grp"
+ },
+ {
+ "ID": "c:@S@os_flag_grp@FI@OSFlagWaitList",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagWaitList",
+ "location": {
+ "column": "19",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagWaitList",
+ "origin": "user_include",
+ "scope": "os_flag_grp"
+ },
+ {
+ "ID": "c:@S@os_flag_grp@FI@OSFlagFlags",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagFlags",
+ "location": {
+ "column": "19",
+ "line": "416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagFlags",
+ "origin": "user_include",
+ "scope": "os_flag_grp"
+ },
+ {
+ "ID": "c:@S@os_flag_grp@FI@OSFlagName",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagName",
+ "location": {
+ "column": "19",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagName",
+ "origin": "user_include",
+ "scope": "os_flag_grp"
+ }
+ ],
+ "name": "os_flag_grp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_FLAG_GRP",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_flag_grp",
+ "location": {
+ "column": "3",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_GRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_flag_node",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_flag_node",
+ "location": {
+ "column": "16",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodeNext",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodeNext",
+ "location": {
+ "column": "19",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodeNext",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ },
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodePrev",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodePrev",
+ "location": {
+ "column": "19",
+ "line": "426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodePrev",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ },
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodeTCB",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodeTCB",
+ "location": {
+ "column": "19",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodeTCB",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ },
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodeFlagGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodeFlagGrp",
+ "location": {
+ "column": "19",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodeFlagGrp",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ },
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodeFlags",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodeFlags",
+ "location": {
+ "column": "19",
+ "line": "429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodeFlags",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ },
+ {
+ "ID": "c:@S@os_flag_node@FI@OSFlagNodeWaitType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFlagNodeWaitType",
+ "location": {
+ "column": "19",
+ "line": "430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNodeWaitType",
+ "origin": "user_include",
+ "scope": "os_flag_node"
+ }
+ ],
+ "name": "os_flag_node",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_FLAG_NODE",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_flag_node",
+ "location": {
+ "column": "3",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FLAG_NODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_mbox_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_mbox_data",
+ "location": {
+ "column": "16",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_mbox_data@FI@OSMsg",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMsg",
+ "location": {
+ "column": "13",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMsg",
+ "origin": "user_include",
+ "scope": "os_mbox_data"
+ },
+ {
+ "ID": "c:@S@os_mbox_data@FI@OSEventTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "13",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": "os_mbox_data"
+ },
+ {
+ "ID": "c:@S@os_mbox_data@FI@OSEventGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventGrp",
+ "location": {
+ "column": "13",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventGrp",
+ "origin": "user_include",
+ "scope": "os_mbox_data"
+ }
+ ],
+ "name": "os_mbox_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_MBOX_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_mbox_data",
+ "location": {
+ "column": "3",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MBOX_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_mem",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_mem",
+ "location": {
+ "column": "16",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_mem@FI@OSMemAddr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemAddr",
+ "location": {
+ "column": "13",
+ "line": "461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemAddr",
+ "origin": "user_include",
+ "scope": "os_mem"
+ },
+ {
+ "ID": "c:@S@os_mem@FI@OSMemFreeList",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemFreeList",
+ "location": {
+ "column": "13",
+ "line": "462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemFreeList",
+ "origin": "user_include",
+ "scope": "os_mem"
+ },
+ {
+ "ID": "c:@S@os_mem@FI@OSMemBlkSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemBlkSize",
+ "location": {
+ "column": "13",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemBlkSize",
+ "origin": "user_include",
+ "scope": "os_mem"
+ },
+ {
+ "ID": "c:@S@os_mem@FI@OSMemNBlks",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemNBlks",
+ "location": {
+ "column": "13",
+ "line": "464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNBlks",
+ "origin": "user_include",
+ "scope": "os_mem"
+ },
+ {
+ "ID": "c:@S@os_mem@FI@OSMemNFree",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemNFree",
+ "location": {
+ "column": "13",
+ "line": "465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNFree",
+ "origin": "user_include",
+ "scope": "os_mem"
+ },
+ {
+ "ID": "c:@S@os_mem@FI@OSMemName",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMemName",
+ "location": {
+ "column": "13",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemName",
+ "origin": "user_include",
+ "scope": "os_mem"
+ }
+ ],
+ "name": "os_mem",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_MEM",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_mem",
+ "location": {
+ "column": "3",
+ "line": "469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MEM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_mem_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_mem_data",
+ "location": {
+ "column": "16",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_mem_data@FI@OSAddr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSAddr",
+ "location": {
+ "column": "13",
+ "line": "473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSAddr",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ },
+ {
+ "ID": "c:@S@os_mem_data@FI@OSFreeList",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFreeList",
+ "location": {
+ "column": "13",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFreeList",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ },
+ {
+ "ID": "c:@S@os_mem_data@FI@OSBlkSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSBlkSize",
+ "location": {
+ "column": "13",
+ "line": "475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSBlkSize",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ },
+ {
+ "ID": "c:@S@os_mem_data@FI@OSNBlks",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSNBlks",
+ "location": {
+ "column": "13",
+ "line": "476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSNBlks",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ },
+ {
+ "ID": "c:@S@os_mem_data@FI@OSNFree",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSNFree",
+ "location": {
+ "column": "13",
+ "line": "477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSNFree",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ },
+ {
+ "ID": "c:@S@os_mem_data@FI@OSNUsed",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSNUsed",
+ "location": {
+ "column": "13",
+ "line": "478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSNUsed",
+ "origin": "user_include",
+ "scope": "os_mem_data"
+ }
+ ],
+ "name": "os_mem_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_MEM_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_mem_data",
+ "location": {
+ "column": "3",
+ "line": "479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MEM_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_mutex_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_mutex_data",
+ "location": {
+ "column": "16",
+ "line": "490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_mutex_data@FI@OSEventTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "13",
+ "line": "491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": "os_mutex_data"
+ },
+ {
+ "ID": "c:@S@os_mutex_data@FI@OSEventGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventGrp",
+ "location": {
+ "column": "13",
+ "line": "492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventGrp",
+ "origin": "user_include",
+ "scope": "os_mutex_data"
+ },
+ {
+ "ID": "c:@S@os_mutex_data@FI@OSValue",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSValue",
+ "location": {
+ "column": "13",
+ "line": "493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSValue",
+ "origin": "user_include",
+ "scope": "os_mutex_data"
+ },
+ {
+ "ID": "c:@S@os_mutex_data@FI@OSOwnerPrio",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSOwnerPrio",
+ "location": {
+ "column": "13",
+ "line": "494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSOwnerPrio",
+ "origin": "user_include",
+ "scope": "os_mutex_data"
+ },
+ {
+ "ID": "c:@S@os_mutex_data@FI@OSMutexPCP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMutexPCP",
+ "location": {
+ "column": "13",
+ "line": "495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexPCP",
+ "origin": "user_include",
+ "scope": "os_mutex_data"
+ }
+ ],
+ "name": "os_mutex_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_MUTEX_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_mutex_data",
+ "location": {
+ "column": "3",
+ "line": "496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MUTEX_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_q",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_q",
+ "location": {
+ "column": "16",
+ "line": "506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_q@FI@OSQPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQPtr",
+ "location": {
+ "column": "20",
+ "line": "507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPtr",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQStart",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQStart",
+ "location": {
+ "column": "20",
+ "line": "508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQStart",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQEnd",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQEnd",
+ "location": {
+ "column": "20",
+ "line": "509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQEnd",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQIn",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQIn",
+ "location": {
+ "column": "20",
+ "line": "510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQIn",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQOut",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQOut",
+ "location": {
+ "column": "20",
+ "line": "511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQOut",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQSize",
+ "location": {
+ "column": "20",
+ "line": "512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQSize",
+ "origin": "user_include",
+ "scope": "os_q"
+ },
+ {
+ "ID": "c:@S@os_q@FI@OSQEntries",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQEntries",
+ "location": {
+ "column": "20",
+ "line": "513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQEntries",
+ "origin": "user_include",
+ "scope": "os_q"
+ }
+ ],
+ "name": "os_q",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_Q",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_q",
+ "location": {
+ "column": "3",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Q",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_q_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_q_data",
+ "location": {
+ "column": "16",
+ "line": "517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_q_data@FI@OSMsg",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSMsg",
+ "location": {
+ "column": "20",
+ "line": "518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMsg",
+ "origin": "user_include",
+ "scope": "os_q_data"
+ },
+ {
+ "ID": "c:@S@os_q_data@FI@OSNMsgs",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSNMsgs",
+ "location": {
+ "column": "20",
+ "line": "519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSNMsgs",
+ "origin": "user_include",
+ "scope": "os_q_data"
+ },
+ {
+ "ID": "c:@S@os_q_data@FI@OSQSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSQSize",
+ "location": {
+ "column": "20",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQSize",
+ "origin": "user_include",
+ "scope": "os_q_data"
+ },
+ {
+ "ID": "c:@S@os_q_data@FI@OSEventTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "20",
+ "line": "521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": "os_q_data"
+ },
+ {
+ "ID": "c:@S@os_q_data@FI@OSEventGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventGrp",
+ "location": {
+ "column": "20",
+ "line": "522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventGrp",
+ "origin": "user_include",
+ "scope": "os_q_data"
+ }
+ ],
+ "name": "os_q_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_Q_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_q_data",
+ "location": {
+ "column": "3",
+ "line": "523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Q_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_sem_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_sem_data",
+ "location": {
+ "column": "16",
+ "line": "533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_sem_data@FI@OSCnt",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSCnt",
+ "location": {
+ "column": "13",
+ "line": "534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSCnt",
+ "origin": "user_include",
+ "scope": "os_sem_data"
+ },
+ {
+ "ID": "c:@S@os_sem_data@FI@OSEventTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "13",
+ "line": "535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": "os_sem_data"
+ },
+ {
+ "ID": "c:@S@os_sem_data@FI@OSEventGrp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSEventGrp",
+ "location": {
+ "column": "13",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventGrp",
+ "origin": "user_include",
+ "scope": "os_sem_data"
+ }
+ ],
+ "name": "os_sem_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_SEM_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_sem_data",
+ "location": {
+ "column": "3",
+ "line": "537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_SEM_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_stk_data",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_stk_data",
+ "location": {
+ "column": "16",
+ "line": "547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_stk_data@FI@OSFree",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSFree",
+ "location": {
+ "column": "13",
+ "line": "548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFree",
+ "origin": "user_include",
+ "scope": "os_stk_data"
+ },
+ {
+ "ID": "c:@S@os_stk_data@FI@OSUsed",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSUsed",
+ "location": {
+ "column": "13",
+ "line": "549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSUsed",
+ "origin": "user_include",
+ "scope": "os_stk_data"
+ }
+ ],
+ "name": "os_stk_data",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_STK_DATA",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_stk_data",
+ "location": {
+ "column": "3",
+ "line": "550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_STK_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_tcb",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_tcb",
+ "location": {
+ "column": "16",
+ "line": "560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStkPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStkPtr",
+ "location": {
+ "column": "22",
+ "line": "561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStkPtr",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBExtPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBExtPtr",
+ "location": {
+ "column": "22",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBExtPtr",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStkBottom",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStkBottom",
+ "location": {
+ "column": "22",
+ "line": "565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStkBottom",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStkSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStkSize",
+ "location": {
+ "column": "22",
+ "line": "566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStkSize",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBOpt",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBOpt",
+ "location": {
+ "column": "22",
+ "line": "567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBOpt",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBId",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBId",
+ "location": {
+ "column": "22",
+ "line": "568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBId",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBNext",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBNext",
+ "location": {
+ "column": "22",
+ "line": "571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBNext",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBPrev",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBPrev",
+ "location": {
+ "column": "22",
+ "line": "572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBPrev",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBEventPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBEventPtr",
+ "location": {
+ "column": "22",
+ "line": "581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBEventPtr",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBEventMultiPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBEventMultiPtr",
+ "location": {
+ "column": "22",
+ "line": "585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBEventMultiPtr",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBEventMultiRdy",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBEventMultiRdy",
+ "location": {
+ "column": "22",
+ "line": "586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBEventMultiRdy",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBMsg",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBMsg",
+ "location": {
+ "column": "22",
+ "line": "590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBMsg",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBFlagNode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBFlagNode",
+ "location": {
+ "column": "22",
+ "line": "595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBFlagNode",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBFlagsRdy",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBFlagsRdy",
+ "location": {
+ "column": "22",
+ "line": "597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBFlagsRdy",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBDly",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBDly",
+ "location": {
+ "column": "22",
+ "line": "600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBDly",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStat",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStat",
+ "location": {
+ "column": "22",
+ "line": "601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStat",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStatPend",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStatPend",
+ "location": {
+ "column": "22",
+ "line": "602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStatPend",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBPrio",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBPrio",
+ "location": {
+ "column": "22",
+ "line": "603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBPrio",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBX",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBX",
+ "location": {
+ "column": "22",
+ "line": "605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBX",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBY",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBY",
+ "location": {
+ "column": "22",
+ "line": "606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBY",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBBitX",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBBitX",
+ "location": {
+ "column": "22",
+ "line": "607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBBitX",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBBitY",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBBitY",
+ "location": {
+ "column": "22",
+ "line": "608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBBitY",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBDelReq",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBDelReq",
+ "location": {
+ "column": "22",
+ "line": "611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBDelReq",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBCtxSwCtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBCtxSwCtr",
+ "location": {
+ "column": "22",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBCtxSwCtr",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBCyclesTot",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBCyclesTot",
+ "location": {
+ "column": "22",
+ "line": "616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBCyclesTot",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBCyclesStart",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBCyclesStart",
+ "location": {
+ "column": "22",
+ "line": "617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBCyclesStart",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStkBase",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStkBase",
+ "location": {
+ "column": "22",
+ "line": "618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStkBase",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBStkUsed",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBStkUsed",
+ "location": {
+ "column": "22",
+ "line": "619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBStkUsed",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBTaskName",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBTaskName",
+ "location": {
+ "column": "22",
+ "line": "623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBTaskName",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ },
+ {
+ "ID": "c:@S@os_tcb@FI@OSTCBRegTbl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTCBRegTbl",
+ "location": {
+ "column": "22",
+ "line": "627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBRegTbl",
+ "origin": "user_include",
+ "scope": "os_tcb"
+ }
+ ],
+ "name": "os_tcb",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_TCB",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_tcb",
+ "location": {
+ "column": "3",
+ "line": "629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TCB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_TMR_CALLBACK",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "void (*)(void *, void *)",
+ "location": {
+ "column": "17",
+ "line": "639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_CALLBACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_tmr",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_tmr",
+ "location": {
+ "column": "18",
+ "line": "643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrType",
+ "location": {
+ "column": "22",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrType",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrCallback",
+ "location": {
+ "column": "22",
+ "line": "645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrCallback",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrCallbackArg",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrCallbackArg",
+ "location": {
+ "column": "22",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrCallbackArg",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrNext",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrNext",
+ "location": {
+ "column": "22",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrNext",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrPrev",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrPrev",
+ "location": {
+ "column": "22",
+ "line": "648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrPrev",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrMatch",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrMatch",
+ "location": {
+ "column": "22",
+ "line": "649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrMatch",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrDly",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrDly",
+ "location": {
+ "column": "22",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrDly",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrPeriod",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrPeriod",
+ "location": {
+ "column": "22",
+ "line": "651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrPeriod",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrName",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrName",
+ "location": {
+ "column": "22",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrName",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrOpt",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrOpt",
+ "location": {
+ "column": "22",
+ "line": "655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrOpt",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ },
+ {
+ "ID": "c:@S@os_tmr@FI@OSTmrState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrState",
+ "location": {
+ "column": "22",
+ "line": "656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrState",
+ "origin": "user_include",
+ "scope": "os_tmr"
+ }
+ ],
+ "name": "os_tmr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_TMR",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_tmr",
+ "location": {
+ "column": "3",
+ "line": "660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@os_tmr_wheel",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "os_tmr_wheel",
+ "location": {
+ "column": "18",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@os_tmr_wheel@FI@OSTmrFirst",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrFirst",
+ "location": {
+ "column": "22",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrFirst",
+ "origin": "user_include",
+ "scope": "os_tmr_wheel"
+ },
+ {
+ "ID": "c:@S@os_tmr_wheel@FI@OSTmrEntries",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OSTmrEntries",
+ "location": {
+ "column": "22",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrEntries",
+ "origin": "user_include",
+ "scope": "os_tmr_wheel"
+ }
+ ],
+ "name": "os_tmr_wheel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.h@T@OS_TMR_WHEEL",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct os_tmr_wheel",
+ "location": {
+ "column": "3",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TMR_WHEEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSCtxSwCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSCtxSwCtr",
+ "location": {
+ "column": "27",
+ "line": "691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSCtxSwCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSCtxSwCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSCtxSwCtr",
+ "location": {
+ "column": "27",
+ "line": "691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSCtxSwCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSEventFreeList",
+ "location": {
+ "column": "27",
+ "line": "694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSEventFreeList",
+ "location": {
+ "column": "27",
+ "line": "694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "27",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSEventTbl",
+ "location": {
+ "column": "27",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSFlagTbl",
+ "location": {
+ "column": "27",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSFlagTbl",
+ "location": {
+ "column": "27",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSFlagFreeList",
+ "location": {
+ "column": "27",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSFlagFreeList",
+ "location": {
+ "column": "27",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSCPUUsage",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSCPUUsage",
+ "location": {
+ "column": "27",
+ "line": "704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSCPUUsage",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSCPUUsage",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSCPUUsage",
+ "location": {
+ "column": "27",
+ "line": "704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSCPUUsage",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtrMax",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtrMax",
+ "location": {
+ "column": "27",
+ "line": "705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtrMax",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtrMax",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtrMax",
+ "location": {
+ "column": "27",
+ "line": "705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtrMax",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtrRun",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtrRun",
+ "location": {
+ "column": "27",
+ "line": "706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtrRun",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtrRun",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtrRun",
+ "location": {
+ "column": "27",
+ "line": "706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtrRun",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSStatRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSStatRdy",
+ "location": {
+ "column": "27",
+ "line": "707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStatRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSStatRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSStatRdy",
+ "location": {
+ "column": "27",
+ "line": "707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStatRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskStatStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskStatStk",
+ "location": {
+ "column": "27",
+ "line": "708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStatStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskStatStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskStatStk",
+ "location": {
+ "column": "27",
+ "line": "708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStatStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIntNesting",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIntNesting",
+ "location": {
+ "column": "27",
+ "line": "711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntNesting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIntNesting",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIntNesting",
+ "location": {
+ "column": "27",
+ "line": "711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntNesting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSLockNesting",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSLockNesting",
+ "location": {
+ "column": "27",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSLockNesting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSLockNesting",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSLockNesting",
+ "location": {
+ "column": "27",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSLockNesting",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSPrioCur",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSPrioCur",
+ "location": {
+ "column": "27",
+ "line": "715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSPrioCur",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSPrioCur",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSPrioCur",
+ "location": {
+ "column": "27",
+ "line": "715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSPrioCur",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSPrioHighRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSPrioHighRdy",
+ "location": {
+ "column": "27",
+ "line": "716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSPrioHighRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSPrioHighRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSPrioHighRdy",
+ "location": {
+ "column": "27",
+ "line": "716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSPrioHighRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRdyGrp",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRdyGrp",
+ "location": {
+ "column": "27",
+ "line": "718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRdyGrp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRdyGrp",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRdyGrp",
+ "location": {
+ "column": "27",
+ "line": "718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRdyGrp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRdyTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRdyTbl",
+ "location": {
+ "column": "27",
+ "line": "719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRdyTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRdyTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRdyTbl",
+ "location": {
+ "column": "27",
+ "line": "719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRdyTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRunning",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRunning",
+ "location": {
+ "column": "27",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRunning",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRunning",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSRunning",
+ "location": {
+ "column": "27",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSRunning",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskCtr",
+ "location": {
+ "column": "27",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskCtr",
+ "location": {
+ "column": "27",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtr",
+ "location": {
+ "column": "27",
+ "line": "725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSIdleCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSIdleCtr",
+ "location": {
+ "column": "27",
+ "line": "725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIdleCtr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskIdleStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskIdleStk",
+ "location": {
+ "column": "27",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskIdleStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskIdleStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskIdleStk",
+ "location": {
+ "column": "27",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskIdleStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBCur",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBCur",
+ "location": {
+ "column": "27",
+ "line": "734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBCur",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBCur",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBCur",
+ "location": {
+ "column": "27",
+ "line": "734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBCur",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBFreeList",
+ "location": {
+ "column": "27",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBFreeList",
+ "location": {
+ "column": "27",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBHighRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBHighRdy",
+ "location": {
+ "column": "27",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBHighRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBHighRdy",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBHighRdy",
+ "location": {
+ "column": "27",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBHighRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBList",
+ "location": {
+ "column": "27",
+ "line": "737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBList",
+ "location": {
+ "column": "27",
+ "line": "737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBPrioTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBPrioTbl",
+ "location": {
+ "column": "27",
+ "line": "738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBPrioTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBPrioTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBPrioTbl",
+ "location": {
+ "column": "27",
+ "line": "738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBPrioTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBTbl",
+ "location": {
+ "column": "27",
+ "line": "739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTCBTbl",
+ "location": {
+ "column": "27",
+ "line": "739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTickStepState",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTickStepState",
+ "location": {
+ "column": "27",
+ "line": "742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTickStepState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTickStepState",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTickStepState",
+ "location": {
+ "column": "27",
+ "line": "742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTickStepState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSMemFreeList",
+ "location": {
+ "column": "27",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSMemFreeList",
+ "location": {
+ "column": "27",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSMemTbl",
+ "location": {
+ "column": "27",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSMemTbl",
+ "location": {
+ "column": "27",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSQFreeList",
+ "location": {
+ "column": "27",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSQFreeList",
+ "location": {
+ "column": "27",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSQTbl",
+ "location": {
+ "column": "27",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSQTbl",
+ "location": {
+ "column": "27",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskRegNextAvailID",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskRegNextAvailID",
+ "location": {
+ "column": "27",
+ "line": "756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegNextAvailID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskRegNextAvailID",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTaskRegNextAvailID",
+ "location": {
+ "column": "27",
+ "line": "756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegNextAvailID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTime",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTime",
+ "location": {
+ "column": "27",
+ "line": "760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTime",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTime",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTime",
+ "location": {
+ "column": "27",
+ "line": "760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTime",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrFree",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrFree",
+ "location": {
+ "column": "27",
+ "line": "764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrFree",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrFree",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrFree",
+ "location": {
+ "column": "27",
+ "line": "764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrFree",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrUsed",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrUsed",
+ "location": {
+ "column": "27",
+ "line": "765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrUsed",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrUsed",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrUsed",
+ "location": {
+ "column": "27",
+ "line": "765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrUsed",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTime",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTime",
+ "location": {
+ "column": "27",
+ "line": "766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTime",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTime",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTime",
+ "location": {
+ "column": "27",
+ "line": "766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTime",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrSem",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrSem",
+ "location": {
+ "column": "27",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSem",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrSem",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrSem",
+ "location": {
+ "column": "27",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSem",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrSemSignal",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrSemSignal",
+ "location": {
+ "column": "27",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSemSignal",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrSemSignal",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrSemSignal",
+ "location": {
+ "column": "27",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSemSignal",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTbl",
+ "location": {
+ "column": "27",
+ "line": "771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTbl",
+ "location": {
+ "column": "27",
+ "line": "771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrFreeList",
+ "location": {
+ "column": "27",
+ "line": "772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrFreeList",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrFreeList",
+ "location": {
+ "column": "27",
+ "line": "772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrFreeList",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTaskStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTaskStk",
+ "location": {
+ "column": "27",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTaskStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTaskStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrTaskStk",
+ "location": {
+ "column": "27",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrTaskStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrWheelTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrWheelTbl",
+ "location": {
+ "column": "27",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrWheelTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrWheelTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrWheelTbl",
+ "location": {
+ "column": "27",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrWheelTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSUnMapTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSUnMapTbl",
+ "location": {
+ "column": "27",
+ "line": "778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSUnMapTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSUnMapTbl",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSUnMapTbl",
+ "location": {
+ "column": "27",
+ "line": "778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSUnMapTbl",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSEventNameGet(OS_EVENT *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSEventNameGet(OS_EVENT *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSEventNameSet(OS_EVENT *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSEventNameSet(OS_EVENT *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventPendMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSEventPendMulti(OS_EVENT **, OS_EVENT **, void **, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventPendMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventPendMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSEventPendMulti(OS_EVENT **, OS_EVENT **, void **, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSEventPendMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagAccept(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagAccept(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAG_GRP * OSFlagCreate(OS_FLAGS, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAG_GRP * OSFlagCreate(OS_FLAGS, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAG_GRP * OSFlagDel(OS_FLAG_GRP *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAG_GRP * OSFlagDel(OS_FLAG_GRP *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSFlagNameGet(OS_FLAG_GRP *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSFlagNameGet(OS_FLAG_GRP *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSFlagNameSet(OS_FLAG_GRP *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSFlagNameSet(OS_FLAG_GRP *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPend(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPend(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPendGetFlagsRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPendGetFlagsRdy(void)",
+ "location": {
+ "column": "15",
+ "line": "892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPendGetFlagsRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPendGetFlagsRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPendGetFlagsRdy(void)",
+ "location": {
+ "column": "15",
+ "line": "892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPendGetFlagsRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPost(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagPost(OS_FLAG_GRP *, OS_FLAGS, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagQuery(OS_FLAG_GRP *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSFlagQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_FLAGS OSFlagQuery(OS_FLAG_GRP *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSFlagQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMboxAccept(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMboxAccept(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMboxCreate(void *)",
+ "location": {
+ "column": "15",
+ "line": "916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMboxCreate(void *)",
+ "location": {
+ "column": "15",
+ "line": "916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMboxDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMboxDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMboxPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMboxPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPostOpt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPostOpt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPostOpt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxPostOpt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxQuery(OS_EVENT *, OS_MBOX_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMboxQuery(OS_EVENT *, OS_MBOX_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMboxQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_MEM * OSMemCreate(void *, INT32U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_MEM * OSMemCreate(void *, INT32U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMemGet(OS_MEM *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSMemGet(OS_MEM *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemNameGet(OS_MEM *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemNameGet(OS_MEM *, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSMemNameSet(OS_MEM *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSMemNameSet(OS_MEM *, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemPut",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemPut(OS_MEM *, void *)",
+ "location": {
+ "column": "15",
+ "line": "975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemPut",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemPut",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemPut(OS_MEM *, void *)",
+ "location": {
+ "column": "15",
+ "line": "975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemPut",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemQuery(OS_MEM *, OS_MEM_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMemQuery(OS_MEM *, OS_MEM_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMemQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSMutexAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSMutexAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMutexCreate(INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMutexCreate(INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMutexDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSMutexDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSMutexPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSMutexPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMutexPost(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMutexPost(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMutexQuery(OS_EVENT *, OS_MUTEX_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSMutexQuery(OS_EVENT *, OS_MUTEX_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSMutexQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSQAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSQAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSQCreate(void **, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSQCreate(void **, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSQDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSQDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQFlush",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQFlush(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQFlush",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQFlush",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQFlush(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQFlush",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSQPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * OSQPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "1058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "1058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostFront",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPostFront(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "1063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPostFront",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostFront",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPostFront(OS_EVENT *, void *)",
+ "location": {
+ "column": "15",
+ "line": "1063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPostFront",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostOpt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPostOpt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostOpt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQPostOpt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQQuery(OS_EVENT *, OS_Q_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSQQuery(OS_EVENT *, OS_Q_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSQQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSSemAccept(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemAccept",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSSemAccept(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemAccept",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSSemCreate(INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSSemCreate(INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSSemDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_EVENT * OSSemDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSemPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSemPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPendAbort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPendAbort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemPost(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPost",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemPost(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemPost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemQuery(OS_EVENT *, OS_SEM_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSSemQuery(OS_EVENT *, OS_SEM_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSemSet(OS_EVENT *, INT16U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSemSet(OS_EVENT *, INT16U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSemSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskChangePrio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskChangePrio(INT8U, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskChangePrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskChangePrio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskChangePrio(INT8U, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskChangePrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskCreate(void (*)(void *), void *, OS_STK *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskCreate(void (*)(void *), void *, OS_STK *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateExt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskCreateExt(void (*)(void *), void *, OS_STK *, INT8U, INT16U, OS_STK *, INT32U, void *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreateExt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateExt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskCreateExt(void (*)(void *), void *, OS_STK *, INT8U, INT16U, OS_STK *, INT32U, void *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreateExt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskDel(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskDel(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelReq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskDelReq(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDelReq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelReq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskDelReq(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDelReq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskNameGet(INT8U, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskNameGet(INT8U, INT8U **, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskNameSet(INT8U, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskNameSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskNameSet(INT8U, INT8U *, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskNameSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskResume(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskResume(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSuspend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskSuspend(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskSuspend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSuspend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskSuspend(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskSuspend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkChk",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskStkChk(INT8U, OS_STK_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStkChk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkChk",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskStkChk(INT8U, OS_STK_DATA *)",
+ "location": {
+ "column": "15",
+ "line": "1176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStkChk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskQuery(INT8U, OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskQuery",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskQuery(INT8U, OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskQuery",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTaskRegGet(INT8U, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTaskRegGet(INT8U, INT8U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGetID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskRegGetID(INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegGetID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegGetID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTaskRegGetID(INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegGetID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskRegSet(INT8U, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskRegSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskRegSet(INT8U, INT8U, INT32U, INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskRegSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDly",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeDly(INT32U)",
+ "location": {
+ "column": "15",
+ "line": "1207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDly",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDly",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeDly(INT32U)",
+ "location": {
+ "column": "15",
+ "line": "1207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDly",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyHMSM",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTimeDlyHMSM(INT8U, INT8U, INT8U, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDlyHMSM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyHMSM",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTimeDlyHMSM(INT8U, INT8U, INT8U, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDlyHMSM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTimeDlyResume(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDlyResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTimeDlyResume(INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeDlyResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTimeGet(void)",
+ "location": {
+ "column": "15",
+ "line": "1221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTimeGet(void)",
+ "location": {
+ "column": "15",
+ "line": "1221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeSet(INT32U)",
+ "location": {
+ "column": "15",
+ "line": "1222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeSet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeSet(INT32U)",
+ "location": {
+ "column": "15",
+ "line": "1222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeSet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeTick(void)",
+ "location": {
+ "column": "15",
+ "line": "1225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeTick(void)",
+ "location": {
+ "column": "15",
+ "line": "1225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_TMR * OSTmrCreate(INT32U, INT32U, INT8U, OS_TMR_CALLBACK, void *, INT8U *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrCreate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_TMR * OSTmrCreate(INT32U, INT32U, INT8U, OS_TMR_CALLBACK, void *, INT8U *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrCreate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrDel(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrDel",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrDel(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrDel",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrNameGet(OS_TMR *, INT8U **, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrNameGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrNameGet(OS_TMR *, INT8U **, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrNameGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrRemainGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTmrRemainGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrRemainGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrRemainGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT32U OSTmrRemainGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrRemainGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStateGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrStateGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStateGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStateGet",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrStateGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStateGet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrStart(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrStart(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStop",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrStop(OS_TMR *, INT8U, void *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStop",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStop",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "BOOLEAN OSTmrStop(OS_TMR *, INT8U, void *, INT8U *)",
+ "location": {
+ "column": "14",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrStop",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrSignal",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrSignal(void)",
+ "location": {
+ "column": "14",
+ "line": "1264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSignal",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrSignal",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OSTmrSignal(void)",
+ "location": {
+ "column": "14",
+ "line": "1264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmrSignal",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntEnter",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSIntEnter(void)",
+ "location": {
+ "column": "15",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntEnter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntEnter",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSIntEnter(void)",
+ "location": {
+ "column": "15",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntEnter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSIntExit(void)",
+ "location": {
+ "column": "15",
+ "line": "1276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSIntExit(void)",
+ "location": {
+ "column": "15",
+ "line": "1276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSIntExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedLock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSchedLock(void)",
+ "location": {
+ "column": "15",
+ "line": "1283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSchedLock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedLock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSchedLock(void)",
+ "location": {
+ "column": "15",
+ "line": "1283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSchedLock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedUnlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSchedUnlock(void)",
+ "location": {
+ "column": "15",
+ "line": "1284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSchedUnlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedUnlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSSchedUnlock(void)",
+ "location": {
+ "column": "15",
+ "line": "1284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSSchedUnlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSStart(void)",
+ "location": {
+ "column": "15",
+ "line": "1287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSStart(void)",
+ "location": {
+ "column": "15",
+ "line": "1287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStatInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSStatInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStatInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStatInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSStatInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSStatInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSVersion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSVersion(void)",
+ "location": {
+ "column": "15",
+ "line": "1291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSVersion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSVersion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT16U OSVersion(void)",
+ "location": {
+ "column": "15",
+ "line": "1291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSVersion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Dummy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_Dummy(void)",
+ "location": {
+ "column": "15",
+ "line": "1302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Dummy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Dummy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_Dummy(void)",
+ "location": {
+ "column": "15",
+ "line": "1302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Dummy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_EventTaskRdy(OS_EVENT *, void *, INT8U, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_EventTaskRdy(OS_EVENT *, void *, INT8U, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWait",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskWait(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskWait",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWait",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskWait(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskWait",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemove",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskRemove(OS_TCB *, OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRemove",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemove",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskRemove(OS_TCB *, OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRemove",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWaitMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskWaitMulti(OS_EVENT **)",
+ "location": {
+ "column": "15",
+ "line": "1317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskWaitMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWaitMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskWaitMulti(OS_EVENT **)",
+ "location": {
+ "column": "15",
+ "line": "1317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskWaitMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemoveMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskRemoveMulti(OS_TCB *, OS_EVENT **)",
+ "location": {
+ "column": "15",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRemoveMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemoveMulti",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventTaskRemoveMulti(OS_TCB *, OS_EVENT **)",
+ "location": {
+ "column": "15",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventTaskRemoveMulti",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventWaitListInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventWaitListInit(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventWaitListInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventWaitListInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_EventWaitListInit(OS_EVENT *)",
+ "location": {
+ "column": "15",
+ "line": "1323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_EventWaitListInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_FlagInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FlagInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_FlagInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FlagInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagUnlink",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_FlagUnlink(OS_FLAG_NODE *)",
+ "location": {
+ "column": "15",
+ "line": "1328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FlagUnlink",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_FlagUnlink",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_FlagUnlink(OS_FLAG_NODE *)",
+ "location": {
+ "column": "15",
+ "line": "1328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_FlagUnlink",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemClr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemClr(INT8U *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemClr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemClr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemClr(INT8U *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemClr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemCopy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemCopy(INT8U *, INT8U *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemCopy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemCopy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemCopy(INT8U *, INT8U *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemCopy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_MemInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_MemInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_QInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_QInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_QInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_QInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_QInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_QInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Sched",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_Sched(void)",
+ "location": {
+ "column": "15",
+ "line": "1346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Sched",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Sched",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_Sched(void)",
+ "location": {
+ "column": "15",
+ "line": "1346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_Sched",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_StrLen",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_StrLen(INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_StrLen",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_StrLen",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_StrLen(INT8U *)",
+ "location": {
+ "column": "15",
+ "line": "1349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_StrLen",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskIdle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskIdle(void *)",
+ "location": {
+ "column": "15",
+ "line": "1352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskIdle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskIdle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskIdle(void *)",
+ "location": {
+ "column": "15",
+ "line": "1352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskIdle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskReturn",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskReturn(void)",
+ "location": {
+ "column": "15",
+ "line": "1354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskReturn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskReturn",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskReturn(void)",
+ "location": {
+ "column": "15",
+ "line": "1354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskReturn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStat",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStat(void *)",
+ "location": {
+ "column": "15",
+ "line": "1357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStat",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStat(void *)",
+ "location": {
+ "column": "15",
+ "line": "1357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStat",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStkClr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStkClr(OS_STK *, INT32U, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStkClr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStkClr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStkClr(OS_STK *, INT32U, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStkClr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStatStkChk",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStatStkChk(void)",
+ "location": {
+ "column": "15",
+ "line": "1367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStatStkChk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStatStkChk",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_TaskStatStkChk(void)",
+ "location": {
+ "column": "15",
+ "line": "1367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TaskStatStkChk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TCBInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_TCBInit(INT8U, OS_STK *, OS_STK *, INT16U, INT32U, void *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TCBInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TCBInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U OS_TCBInit(INT8U, OS_STK *, OS_STK *, INT16U, INT32U, void *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OS_TCBInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmr_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Init(void)",
+ "location": {
+ "column": "15",
+ "line": "1379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmr_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmr_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Init(void)",
+ "location": {
+ "column": "15",
+ "line": "1379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTmr_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSDebugInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSDebugInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSDebugInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSDebugInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSDebugInit(void)",
+ "location": {
+ "column": "15",
+ "line": "1391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSDebugInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookBegin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInitHookBegin(void)",
+ "location": {
+ "column": "15",
+ "line": "1394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInitHookBegin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookBegin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInitHookBegin(void)",
+ "location": {
+ "column": "15",
+ "line": "1394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInitHookBegin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookEnd",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInitHookEnd(void)",
+ "location": {
+ "column": "15",
+ "line": "1395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInitHookEnd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookEnd",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSInitHookEnd(void)",
+ "location": {
+ "column": "15",
+ "line": "1395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSInitHookEnd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreateHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskCreateHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDelHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskDelHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskIdleHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskIdleHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskIdleHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskIdleHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskIdleHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskIdleHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskReturnHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskReturnHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskReturnHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskReturnHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStatHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskStatHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStatHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStatHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskStatHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStatHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_STK * OSTaskStkInit(void (*)(void *), void *, OS_STK *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStkInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_STK * OSTaskStkInit(void (*)(void *), void *, OS_STK *, INT16U)",
+ "location": {
+ "column": "15",
+ "line": "1405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskStkInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSwHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskSwHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskSwHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSwHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTaskSwHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTaskSwHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTCBInitHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBInitHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTCBInitHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTCBInitHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTickHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeTickHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeTickHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTickHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTimeTickHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "OSTimeTickHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskCreateHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskCreateHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskCreateHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskCreateHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskDelHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskDelHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskDelHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskDelHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskIdleHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskIdleHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskIdleHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskIdleHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskIdleHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskIdleHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskReturnHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskReturnHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskReturnHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskReturnHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskStatHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskStatHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskStatHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskStatHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskStatHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskStatHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskSwHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskSwHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskSwHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskSwHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TaskSwHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TaskSwHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TCBInitHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TCBInitHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TCBInitHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "15",
+ "line": "1441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TCBInitHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TimeTickHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TimeTickHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TimeTickHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TimeTickHook",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void App_TimeTickHook(void)",
+ "location": {
+ "column": "15",
+ "line": "1444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.h"
+ },
+ "name": "App_TimeTickHook",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@998@macro@STM32_HAL_LEGACY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "STM32_HAL_LEGACY",
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "STM32_HAL_LEGACY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@1426@macro@AES_FLAG_RDERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_FLAG_RDERR",
+ "location": {
+ "column": "9",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_FLAG_RDERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@1483@macro@AES_FLAG_WRERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_FLAG_WRERR",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_FLAG_WRERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@1540@macro@AES_CLEARFLAG_CCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_CLEARFLAG_CCF",
+ "location": {
+ "column": "9",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_CLEARFLAG_CCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@1600@macro@AES_CLEARFLAG_RDERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_CLEARFLAG_RDERR",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_CLEARFLAG_RDERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@1662@macro@AES_CLEARFLAG_WRERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_CLEARFLAG_WRERR",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_CLEARFLAG_WRERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2235@macro@ADC_RESOLUTION12b",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_RESOLUTION12b",
+ "location": {
+ "column": "9",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_RESOLUTION12b",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2295@macro@ADC_RESOLUTION10b",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_RESOLUTION10b",
+ "location": {
+ "column": "9",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_RESOLUTION10b",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2355@macro@ADC_RESOLUTION8b",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_RESOLUTION8b",
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_RESOLUTION8b",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2414@macro@ADC_RESOLUTION6b",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_RESOLUTION6b",
+ "location": {
+ "column": "9",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_RESOLUTION6b",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2473@macro@OVR_DATA_OVERWRITTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OVR_DATA_OVERWRITTEN",
+ "location": {
+ "column": "9",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OVR_DATA_OVERWRITTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2539@macro@OVR_DATA_PRESERVED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OVR_DATA_PRESERVED",
+ "location": {
+ "column": "9",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OVR_DATA_PRESERVED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2603@macro@EOC_SINGLE_CONV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EOC_SINGLE_CONV",
+ "location": {
+ "column": "9",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "EOC_SINGLE_CONV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2664@macro@EOC_SEQ_CONV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EOC_SEQ_CONV",
+ "location": {
+ "column": "9",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "EOC_SEQ_CONV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2722@macro@EOC_SINGLE_SEQ_CONV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EOC_SINGLE_SEQ_CONV",
+ "location": {
+ "column": "9",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "EOC_SINGLE_SEQ_CONV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2787@macro@REGULAR_GROUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "REGULAR_GROUP",
+ "location": {
+ "column": "9",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "REGULAR_GROUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2846@macro@INJECTED_GROUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INJECTED_GROUP",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "INJECTED_GROUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2906@macro@REGULAR_INJECTED_GROUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "REGULAR_INJECTED_GROUP",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "REGULAR_INJECTED_GROUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@2974@macro@AWD_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AWD_EVENT",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AWD_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3029@macro@AWD1_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AWD1_EVENT",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AWD1_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3085@macro@AWD2_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AWD2_EVENT",
+ "location": {
+ "column": "9",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AWD2_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3141@macro@AWD3_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AWD3_EVENT",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AWD3_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3197@macro@OVR_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OVR_EVENT",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OVR_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3252@macro@JQOVF_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "JQOVF_EVENT",
+ "location": {
+ "column": "9",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "JQOVF_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3309@macro@ALL_CHANNELS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ALL_CHANNELS",
+ "location": {
+ "column": "9",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ALL_CHANNELS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3367@macro@REGULAR_CHANNELS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "REGULAR_CHANNELS",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "REGULAR_CHANNELS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3429@macro@INJECTED_CHANNELS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INJECTED_CHANNELS",
+ "location": {
+ "column": "9",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "INJECTED_CHANNELS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3492@macro@SYSCFG_FLAG_SENSOR_ADC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_FLAG_SENSOR_ADC",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SYSCFG_FLAG_SENSOR_ADC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3549@macro@SYSCFG_FLAG_VREF_ADC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_FLAG_VREF_ADC",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SYSCFG_FLAG_VREF_ADC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3607@macro@ADC_CLOCKPRESCALER_PCLK_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCKPRESCALER_PCLK_DIV1",
+ "location": {
+ "column": "9",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCKPRESCALER_PCLK_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3673@macro@ADC_CLOCKPRESCALER_PCLK_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCKPRESCALER_PCLK_DIV2",
+ "location": {
+ "column": "9",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCKPRESCALER_PCLK_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3739@macro@ADC_CLOCKPRESCALER_PCLK_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCKPRESCALER_PCLK_DIV4",
+ "location": {
+ "column": "9",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCKPRESCALER_PCLK_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3805@macro@ADC_CLOCKPRESCALER_PCLK_DIV6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCKPRESCALER_PCLK_DIV6",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCKPRESCALER_PCLK_DIV6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3871@macro@ADC_CLOCKPRESCALER_PCLK_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCKPRESCALER_PCLK_DIV8",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCKPRESCALER_PCLK_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@3937@macro@ADC_EXTERNALTRIG0_T6_TRGO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG0_T6_TRGO",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG0_T6_TRGO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4007@macro@ADC_EXTERNALTRIG1_T21_CC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG1_T21_CC2",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG1_T21_CC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4077@macro@ADC_EXTERNALTRIG2_T2_TRGO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG2_T2_TRGO",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG2_T2_TRGO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4147@macro@ADC_EXTERNALTRIG3_T2_CC4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG3_T2_CC4",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG3_T2_CC4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4216@macro@ADC_EXTERNALTRIG4_T22_TRGO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG4_T22_TRGO",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG4_T22_TRGO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4287@macro@ADC_EXTERNALTRIG7_EXT_IT11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG7_EXT_IT11",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG7_EXT_IT11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4358@macro@ADC_CLOCK_ASYNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_CLOCK_ASYNC",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_CLOCK_ASYNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4420@macro@ADC_EXTERNALTRIG_EDGE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG_EDGE_NONE",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG_EDGE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4491@macro@ADC_EXTERNALTRIG_EDGE_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG_EDGE_RISING",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG_EDGE_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4564@macro@ADC_EXTERNALTRIG_EDGE_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG_EDGE_FALLING",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG_EDGE_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4638@macro@ADC_EXTERNALTRIG_EDGE_RISINGFALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_EXTERNALTRIG_EDGE_RISINGFALLING",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_EXTERNALTRIG_EDGE_RISINGFALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4722@macro@ADC_SAMPLETIME_2CYCLE_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ADC_SAMPLETIME_2CYCLE_5",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ADC_SAMPLETIME_2CYCLE_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4790@macro@HAL_ADC_STATE_BUSY_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_BUSY_REG",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_BUSY_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4854@macro@HAL_ADC_STATE_BUSY_INJ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_BUSY_INJ",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_BUSY_INJ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4918@macro@HAL_ADC_STATE_EOC_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_EOC_REG",
+ "location": {
+ "column": "9",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_EOC_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@4981@macro@HAL_ADC_STATE_EOC_INJ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_EOC_INJ",
+ "location": {
+ "column": "9",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_EOC_INJ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5044@macro@HAL_ADC_STATE_ERROR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_ERROR",
+ "location": {
+ "column": "9",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5114@macro@HAL_ADC_STATE_BUSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_BUSY",
+ "location": {
+ "column": "9",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5183@macro@HAL_ADC_STATE_AWD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_STATE_AWD",
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_STATE_AWD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5477@macro@__HAL_CEC_GET_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_CEC_GET_IT",
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_CEC_GET_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5654@macro@COMP_WINDOWMODE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_WINDOWMODE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_WINDOWMODE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5718@macro@COMP_WINDOWMODE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_WINDOWMODE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_WINDOWMODE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5781@macro@COMP_EXTI_LINE_COMP1_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP1_EVENT",
+ "location": {
+ "column": "9",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP1_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5842@macro@COMP_EXTI_LINE_COMP2_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP2_EVENT",
+ "location": {
+ "column": "9",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP2_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5903@macro@COMP_EXTI_LINE_COMP3_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP3_EVENT",
+ "location": {
+ "column": "9",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP3_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@5964@macro@COMP_EXTI_LINE_COMP4_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP4_EVENT",
+ "location": {
+ "column": "9",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP4_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@6025@macro@COMP_EXTI_LINE_COMP5_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP5_EVENT",
+ "location": {
+ "column": "9",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP5_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@6086@macro@COMP_EXTI_LINE_COMP6_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP6_EVENT",
+ "location": {
+ "column": "9",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP6_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@6147@macro@COMP_EXTI_LINE_COMP7_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_EXTI_LINE_COMP7_EVENT",
+ "location": {
+ "column": "9",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_EXTI_LINE_COMP7_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@6404@macro@COMP_OUTPUT_COMP6TIM2OCREFCLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "COMP_OUTPUT_COMP6TIM2OCREFCLR",
+ "location": {
+ "column": "9",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "COMP_OUTPUT_COMP6TIM2OCREFCLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10170@macro@__HAL_CORTEX_SYSTICKCLK_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_CORTEX_SYSTICKCLK_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_CORTEX_SYSTICKCLK_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10389@macro@CRC_OUTPUTDATA_INVERSION_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_OUTPUTDATA_INVERSION_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CRC_OUTPUTDATA_INVERSION_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10468@macro@CRC_OUTPUTDATA_INVERSION_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CRC_OUTPUTDATA_INVERSION_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CRC_OUTPUTDATA_INVERSION_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10678@macro@DAC1_CHANNEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC1_CHANNEL_1",
+ "location": {
+ "column": "9",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC1_CHANNEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10749@macro@DAC1_CHANNEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC1_CHANNEL_2",
+ "location": {
+ "column": "9",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC1_CHANNEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10820@macro@DAC2_CHANNEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC2_CHANNEL_1",
+ "location": {
+ "column": "9",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC2_CHANNEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10891@macro@DAC_WAVE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVE_NONE",
+ "location": {
+ "column": "9",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@10960@macro@DAC_WAVE_NOISE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVE_NOISE",
+ "location": {
+ "column": "9",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVE_NOISE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11032@macro@DAC_WAVE_TRIANGLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVE_TRIANGLE",
+ "location": {
+ "column": "9",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVE_TRIANGLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11104@macro@DAC_WAVEGENERATION_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVEGENERATION_NONE",
+ "location": {
+ "column": "9",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVEGENERATION_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11175@macro@DAC_WAVEGENERATION_NOISE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVEGENERATION_NOISE",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVEGENERATION_NOISE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11247@macro@DAC_WAVEGENERATION_TRIANGLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DAC_WAVEGENERATION_TRIANGLE",
+ "location": {
+ "column": "9",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DAC_WAVEGENERATION_TRIANGLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11667@macro@HAL_DAC_MSP_INIT_CB_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DAC_MSP_INIT_CB_ID",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DAC_MSP_INIT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11727@macro@HAL_DAC_MSP_DEINIT_CB_ID",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DAC_MSP_DEINIT_CB_ID",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DAC_MSP_DEINIT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11927@macro@HAL_REMAPDMA_ADC_DMA_CH2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_ADC_DMA_CH2",
+ "location": {
+ "column": "9",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_ADC_DMA_CH2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@11998@macro@HAL_REMAPDMA_USART1_TX_DMA_CH4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_USART1_TX_DMA_CH4",
+ "location": {
+ "column": "9",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_USART1_TX_DMA_CH4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12075@macro@HAL_REMAPDMA_USART1_RX_DMA_CH5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_USART1_RX_DMA_CH5",
+ "location": {
+ "column": "9",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_USART1_RX_DMA_CH5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12152@macro@HAL_REMAPDMA_TIM16_DMA_CH4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM16_DMA_CH4",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM16_DMA_CH4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12225@macro@HAL_REMAPDMA_TIM17_DMA_CH2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM17_DMA_CH2",
+ "location": {
+ "column": "9",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM17_DMA_CH2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12298@macro@HAL_REMAPDMA_USART3_DMA_CH32",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_USART3_DMA_CH32",
+ "location": {
+ "column": "9",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_USART3_DMA_CH32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12373@macro@HAL_REMAPDMA_TIM16_DMA_CH6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM16_DMA_CH6",
+ "location": {
+ "column": "9",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM16_DMA_CH6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12446@macro@HAL_REMAPDMA_TIM17_DMA_CH7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM17_DMA_CH7",
+ "location": {
+ "column": "9",
+ "line": "274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM17_DMA_CH7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12519@macro@HAL_REMAPDMA_SPI2_DMA_CH67",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_SPI2_DMA_CH67",
+ "location": {
+ "column": "9",
+ "line": "275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_SPI2_DMA_CH67",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12592@macro@HAL_REMAPDMA_USART2_DMA_CH67",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_USART2_DMA_CH67",
+ "location": {
+ "column": "9",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_USART2_DMA_CH67",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12667@macro@HAL_REMAPDMA_I2C1_DMA_CH76",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_I2C1_DMA_CH76",
+ "location": {
+ "column": "9",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_I2C1_DMA_CH76",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12740@macro@HAL_REMAPDMA_TIM1_DMA_CH6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM1_DMA_CH6",
+ "location": {
+ "column": "9",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM1_DMA_CH6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12812@macro@HAL_REMAPDMA_TIM2_DMA_CH7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM2_DMA_CH7",
+ "location": {
+ "column": "9",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM2_DMA_CH7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12884@macro@HAL_REMAPDMA_TIM3_DMA_CH6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_REMAPDMA_TIM3_DMA_CH6",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_REMAPDMA_TIM3_DMA_CH6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@12958@macro@IS_HAL_REMAPDMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_HAL_REMAPDMA",
+ "location": {
+ "column": "9",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_HAL_REMAPDMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@13021@macro@__HAL_REMAPDMA_CHANNEL_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPDMA_CHANNEL_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPDMA_CHANNEL_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@13102@macro@__HAL_REMAPDMA_CHANNEL_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPDMA_CHANNEL_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPDMA_CHANNEL_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20620@macro@TYPEPROGRAM_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_BYTE",
+ "location": {
+ "column": "9",
+ "line": "405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20682@macro@TYPEPROGRAM_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20748@macro@TYPEPROGRAM_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_WORD",
+ "location": {
+ "column": "9",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20810@macro@TYPEPROGRAM_DOUBLEWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_DOUBLEWORD",
+ "location": {
+ "column": "9",
+ "line": "408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_DOUBLEWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20878@macro@TYPEERASE_SECTORS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASE_SECTORS",
+ "location": {
+ "column": "9",
+ "line": "409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASE_SECTORS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@20941@macro@TYPEERASE_PAGES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASE_PAGES",
+ "location": {
+ "column": "9",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASE_PAGES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21002@macro@TYPEERASE_PAGEERASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASE_PAGEERASE",
+ "location": {
+ "column": "9",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASE_PAGEERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21063@macro@TYPEERASE_MASSERASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASE_MASSERASE",
+ "location": {
+ "column": "9",
+ "line": "412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASE_MASSERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21128@macro@WRPSTATE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPSTATE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPSTATE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21187@macro@WRPSTATE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPSTATE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPSTATE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21245@macro@HAL_FLASH_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FLASH_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21304@macro@OBEX_PCROP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OBEX_PCROP",
+ "location": {
+ "column": "9",
+ "line": "416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OBEX_PCROP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21360@macro@OBEX_BOOTCONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OBEX_BOOTCONFIG",
+ "location": {
+ "column": "9",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OBEX_BOOTCONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21421@macro@PCROPSTATE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCROPSTATE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCROPSTATE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21483@macro@PCROPSTATE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCROPSTATE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCROPSTATE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21544@macro@TYPEERASEDATA_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASEDATA_BYTE",
+ "location": {
+ "column": "9",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASEDATA_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21608@macro@TYPEERASEDATA_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASEDATA_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASEDATA_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21676@macro@TYPEERASEDATA_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEERASEDATA_WORD",
+ "location": {
+ "column": "9",
+ "line": "422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEERASEDATA_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21740@macro@TYPEPROGRAMDATA_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_BYTE",
+ "location": {
+ "column": "9",
+ "line": "423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21806@macro@TYPEPROGRAMDATA_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21876@macro@TYPEPROGRAMDATA_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_WORD",
+ "location": {
+ "column": "9",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@21942@macro@TYPEPROGRAMDATA_FASTBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_FASTBYTE",
+ "location": {
+ "column": "9",
+ "line": "426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_FASTBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22012@macro@TYPEPROGRAMDATA_FASTHALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_FASTHALFWORD",
+ "location": {
+ "column": "9",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_FASTHALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22086@macro@TYPEPROGRAMDATA_FASTWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAMDATA_FASTWORD",
+ "location": {
+ "column": "9",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAMDATA_FASTWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22156@macro@PAGESIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PAGESIZE",
+ "location": {
+ "column": "9",
+ "line": "429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PAGESIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22211@macro@TYPEPROGRAM_FASTBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_FASTBYTE",
+ "location": {
+ "column": "9",
+ "line": "430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_FASTBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22273@macro@TYPEPROGRAM_FASTHALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_FASTHALFWORD",
+ "location": {
+ "column": "9",
+ "line": "431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_FASTHALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22339@macro@TYPEPROGRAM_FASTWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_FASTWORD",
+ "location": {
+ "column": "9",
+ "line": "432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_FASTWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22401@macro@VOLTAGE_RANGE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VOLTAGE_RANGE_1",
+ "location": {
+ "column": "9",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "VOLTAGE_RANGE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22462@macro@VOLTAGE_RANGE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VOLTAGE_RANGE_2",
+ "location": {
+ "column": "9",
+ "line": "434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "VOLTAGE_RANGE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22523@macro@VOLTAGE_RANGE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VOLTAGE_RANGE_3",
+ "location": {
+ "column": "9",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "VOLTAGE_RANGE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22584@macro@VOLTAGE_RANGE_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VOLTAGE_RANGE_4",
+ "location": {
+ "column": "9",
+ "line": "436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "VOLTAGE_RANGE_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22645@macro@TYPEPROGRAM_FAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_FAST",
+ "location": {
+ "column": "9",
+ "line": "437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_FAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22707@macro@TYPEPROGRAM_FAST_AND_LAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TYPEPROGRAM_FAST_AND_LAST",
+ "location": {
+ "column": "9",
+ "line": "438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TYPEPROGRAM_FAST_AND_LAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22778@macro@WRPAREA_BANK1_AREAA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPAREA_BANK1_AREAA",
+ "location": {
+ "column": "9",
+ "line": "439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPAREA_BANK1_AREAA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22840@macro@WRPAREA_BANK1_AREAB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPAREA_BANK1_AREAB",
+ "location": {
+ "column": "9",
+ "line": "440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPAREA_BANK1_AREAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22902@macro@WRPAREA_BANK2_AREAA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPAREA_BANK2_AREAA",
+ "location": {
+ "column": "9",
+ "line": "441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPAREA_BANK2_AREAA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@22964@macro@WRPAREA_BANK2_AREAB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRPAREA_BANK2_AREAB",
+ "location": {
+ "column": "9",
+ "line": "442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "WRPAREA_BANK2_AREAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23026@macro@IWDG_STDBY_FREEZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_STDBY_FREEZE",
+ "location": {
+ "column": "9",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IWDG_STDBY_FREEZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23086@macro@IWDG_STDBY_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_STDBY_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IWDG_STDBY_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23143@macro@IWDG_STOP_FREEZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_STOP_FREEZE",
+ "location": {
+ "column": "9",
+ "line": "445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IWDG_STOP_FREEZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23202@macro@IWDG_STOP_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IWDG_STOP_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IWDG_STOP_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23258@macro@FLASH_ERROR_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_NONE",
+ "location": {
+ "column": "9",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23318@macro@FLASH_ERROR_RD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_RD",
+ "location": {
+ "column": "9",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_RD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23376@macro@FLASH_ERROR_PG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_PG",
+ "location": {
+ "column": "9",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_PG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23436@macro@FLASH_ERROR_PGP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_PGP",
+ "location": {
+ "column": "9",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_PGP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23495@macro@FLASH_ERROR_WRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_WRP",
+ "location": {
+ "column": "9",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_WRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23554@macro@FLASH_ERROR_OPTV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_OPTV",
+ "location": {
+ "column": "9",
+ "line": "452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_OPTV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23614@macro@FLASH_ERROR_OPTVUSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_OPTVUSR",
+ "location": {
+ "column": "9",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_OPTVUSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23677@macro@FLASH_ERROR_PROG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_PROG",
+ "location": {
+ "column": "9",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_PROG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23737@macro@FLASH_ERROR_OP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_OP",
+ "location": {
+ "column": "9",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_OP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23802@macro@FLASH_ERROR_PGA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_PGA",
+ "location": {
+ "column": "9",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_PGA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23861@macro@FLASH_ERROR_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_SIZE",
+ "location": {
+ "column": "9",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23921@macro@FLASH_ERROR_SIZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_SIZ",
+ "location": {
+ "column": "9",
+ "line": "458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_SIZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@23981@macro@FLASH_ERROR_PGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_PGS",
+ "location": {
+ "column": "9",
+ "line": "459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_PGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24040@macro@FLASH_ERROR_MIS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_MIS",
+ "location": {
+ "column": "9",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_MIS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24099@macro@FLASH_ERROR_FAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_FAST",
+ "location": {
+ "column": "9",
+ "line": "461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_FAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24159@macro@FLASH_ERROR_FWWERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_FWWERR",
+ "location": {
+ "column": "9",
+ "line": "462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_FWWERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24221@macro@FLASH_ERROR_NOTZERO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_NOTZERO",
+ "location": {
+ "column": "9",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_NOTZERO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24284@macro@FLASH_ERROR_OPERATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_OPERATION",
+ "location": {
+ "column": "9",
+ "line": "464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_OPERATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24349@macro@FLASH_ERROR_ERS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_ERROR_ERS",
+ "location": {
+ "column": "9",
+ "line": "465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_ERROR_ERS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24408@macro@OB_WDG_SW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WDG_SW",
+ "location": {
+ "column": "9",
+ "line": "466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_WDG_SW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24458@macro@OB_WDG_HW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WDG_HW",
+ "location": {
+ "column": "9",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_WDG_HW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24508@macro@OB_SDADC12_VDD_MONITOR_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_SDADC12_VDD_MONITOR_SET",
+ "location": {
+ "column": "9",
+ "line": "468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_SDADC12_VDD_MONITOR_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24572@macro@OB_SDADC12_VDD_MONITOR_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_SDADC12_VDD_MONITOR_RESET",
+ "location": {
+ "column": "9",
+ "line": "469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_SDADC12_VDD_MONITOR_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24638@macro@OB_RAM_PARITY_CHECK_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RAM_PARITY_CHECK_SET",
+ "location": {
+ "column": "9",
+ "line": "470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_RAM_PARITY_CHECK_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24696@macro@OB_RAM_PARITY_CHECK_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RAM_PARITY_CHECK_RESET",
+ "location": {
+ "column": "9",
+ "line": "471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_RAM_PARITY_CHECK_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24756@macro@IS_OB_SDADC12_VDD_MONITOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_SDADC12_VDD_MONITOR",
+ "location": {
+ "column": "9",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_OB_SDADC12_VDD_MONITOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24819@macro@OB_RDP_LEVEL0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL0",
+ "location": {
+ "column": "9",
+ "line": "473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_RDP_LEVEL0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24873@macro@OB_RDP_LEVEL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL1",
+ "location": {
+ "column": "9",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_RDP_LEVEL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@24927@macro@OB_RDP_LEVEL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL2",
+ "location": {
+ "column": "9",
+ "line": "475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_RDP_LEVEL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@25141@macro@OB_BOOT_ENTRY_FORCED_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOOT_ENTRY_FORCED_NONE",
+ "location": {
+ "column": "9",
+ "line": "480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_BOOT_ENTRY_FORCED_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@25201@macro@OB_BOOT_ENTRY_FORCED_FLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOOT_ENTRY_FORCED_FLASH",
+ "location": {
+ "column": "9",
+ "line": "481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OB_BOOT_ENTRY_FORCED_FLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27050@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PA9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PA9",
+ "location": {
+ "column": "9",
+ "line": "528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PA9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27115@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PA10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PA10",
+ "location": {
+ "column": "9",
+ "line": "529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PA10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27181@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PB6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB6",
+ "location": {
+ "column": "9",
+ "line": "530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27246@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PB7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB7",
+ "location": {
+ "column": "9",
+ "line": "531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27311@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB8",
+ "location": {
+ "column": "9",
+ "line": "532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27376@macro@HAL_SYSCFG_FASTMODEPLUS_I2C_PB9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB9",
+ "location": {
+ "column": "9",
+ "line": "533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C_PB9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27441@macro@HAL_SYSCFG_FASTMODEPLUS_I2C1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C1",
+ "location": {
+ "column": "9",
+ "line": "534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27507@macro@HAL_SYSCFG_FASTMODEPLUS_I2C2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C2",
+ "location": {
+ "column": "9",
+ "line": "535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@27573@macro@HAL_SYSCFG_FASTMODEPLUS_I2C3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SYSCFG_FASTMODEPLUS_I2C3",
+ "location": {
+ "column": "9",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SYSCFG_FASTMODEPLUS_I2C3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@28624@macro@FMC_NAND_WAIT_FEATURE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_NAND_WAIT_FEATURE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FMC_NAND_WAIT_FEATURE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@28707@macro@FMC_NAND_WAIT_FEATURE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_NAND_WAIT_FEATURE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FMC_NAND_WAIT_FEATURE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@28789@macro@FMC_NAND_MEM_BUS_WIDTH_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_NAND_MEM_BUS_WIDTH_8",
+ "location": {
+ "column": "9",
+ "line": "561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FMC_NAND_MEM_BUS_WIDTH_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@28867@macro@FMC_NAND_MEM_BUS_WIDTH_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FMC_NAND_MEM_BUS_WIDTH_16",
+ "location": {
+ "column": "9",
+ "line": "562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FMC_NAND_MEM_BUS_WIDTH_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29084@macro@FSMC_NORSRAM_TYPEDEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_NORSRAM_TYPEDEF",
+ "location": {
+ "column": "9",
+ "line": "572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FSMC_NORSRAM_TYPEDEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29156@macro@FSMC_NORSRAM_EXTENDED_TYPEDEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FSMC_NORSRAM_EXTENDED_TYPEDEF",
+ "location": {
+ "column": "9",
+ "line": "573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FSMC_NORSRAM_EXTENDED_TYPEDEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29365@macro@GET_GPIO_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GET_GPIO_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GET_GPIO_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29431@macro@GET_GPIO_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GET_GPIO_INDEX",
+ "location": {
+ "column": "9",
+ "line": "582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GET_GPIO_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29521@macro@GPIO_AF12_SDMMC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF12_SDMMC",
+ "location": {
+ "column": "9",
+ "line": "585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF12_SDMMC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@29587@macro@GPIO_AF12_SDMMC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF12_SDMMC1",
+ "location": {
+ "column": "9",
+ "line": "586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF12_SDMMC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@30931@macro@GPIO_AF0_LPTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_LPTIM",
+ "location": {
+ "column": "9",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF0_LPTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@30998@macro@GPIO_AF1_LPTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF1_LPTIM",
+ "location": {
+ "column": "9",
+ "line": "616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF1_LPTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@31065@macro@GPIO_AF2_LPTIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF2_LPTIM",
+ "location": {
+ "column": "9",
+ "line": "617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF2_LPTIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@31317@macro@GPIO_SPEED_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_LOW",
+ "location": {
+ "column": "10",
+ "line": "620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_SPEED_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@31388@macro@GPIO_SPEED_MEDIUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_MEDIUM",
+ "location": {
+ "column": "10",
+ "line": "621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_SPEED_MEDIUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@31462@macro@GPIO_SPEED_FAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_FAST",
+ "location": {
+ "column": "10",
+ "line": "622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_SPEED_FAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@31534@macro@GPIO_SPEED_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_HIGH",
+ "location": {
+ "column": "10",
+ "line": "623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_SPEED_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32245@macro@GPIO_AF6_DFSDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF6_DFSDM",
+ "location": {
+ "column": "9",
+ "line": "639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "GPIO_AF6_DFSDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32442@macro@HRTIM_TIMDELAYEDPROTECTION_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32542@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68",
+ "location": {
+ "column": "9",
+ "line": "648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32650@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68",
+ "location": {
+ "column": "9",
+ "line": "649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32758@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68",
+ "location": {
+ "column": "9",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32866@macro@HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68",
+ "location": {
+ "column": "9",
+ "line": "651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@32971@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79",
+ "location": {
+ "column": "9",
+ "line": "652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33080@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79",
+ "location": {
+ "column": "9",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33189@macro@HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79",
+ "location": {
+ "column": "9",
+ "line": "654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33297@macro@HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79",
+ "location": {
+ "column": "9",
+ "line": "655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33404@macro@__HAL_HRTIM_SetCounter",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_SetCounter",
+ "location": {
+ "column": "9",
+ "line": "657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_SetCounter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33466@macro@__HAL_HRTIM_GetCounter",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_GetCounter",
+ "location": {
+ "column": "9",
+ "line": "658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_GetCounter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33528@macro@__HAL_HRTIM_SetPeriod",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_SetPeriod",
+ "location": {
+ "column": "9",
+ "line": "659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_SetPeriod",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33589@macro@__HAL_HRTIM_GetPeriod",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_GetPeriod",
+ "location": {
+ "column": "9",
+ "line": "660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_GetPeriod",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33650@macro@__HAL_HRTIM_SetClockPrescaler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_SetClockPrescaler",
+ "location": {
+ "column": "9",
+ "line": "661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_SetClockPrescaler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33719@macro@__HAL_HRTIM_GetClockPrescaler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_GetClockPrescaler",
+ "location": {
+ "column": "9",
+ "line": "662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_GetClockPrescaler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33788@macro@__HAL_HRTIM_SetCompare",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_SetCompare",
+ "location": {
+ "column": "9",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_SetCompare",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@33850@macro@__HAL_HRTIM_GetCompare",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_HRTIM_GetCompare",
+ "location": {
+ "column": "9",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_HRTIM_GetCompare",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@42790@macro@I2C_DUALADDRESS_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_DUALADDRESS_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_DUALADDRESS_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@42863@macro@I2C_DUALADDRESS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_DUALADDRESS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_DUALADDRESS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@42935@macro@I2C_GENERALCALL_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_GENERALCALL_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_GENERALCALL_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@43008@macro@I2C_GENERALCALL_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_GENERALCALL_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_GENERALCALL_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@43080@macro@I2C_NOSTRETCH_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_NOSTRETCH_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_NOSTRETCH_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@43151@macro@I2C_NOSTRETCH_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_NOSTRETCH_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_NOSTRETCH_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@43221@macro@I2C_ANALOGFILTER_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_ANALOGFILTER_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_ANALOGFILTER_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@43294@macro@I2C_ANALOGFILTER_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2C_ANALOGFILTER_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2C_ANALOGFILTER_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44074@macro@IRDA_ONE_BIT_SAMPLE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IRDA_ONE_BIT_SAMPLE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IRDA_ONE_BIT_SAMPLE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44151@macro@IRDA_ONE_BIT_SAMPLE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IRDA_ONE_BIT_SAMPLE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IRDA_ONE_BIT_SAMPLE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44359@macro@KR_KEY_RELOAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "KR_KEY_RELOAD",
+ "location": {
+ "column": "9",
+ "line": "845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "KR_KEY_RELOAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44416@macro@KR_KEY_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "KR_KEY_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "KR_KEY_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44473@macro@KR_KEY_EWA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "KR_KEY_EWA",
+ "location": {
+ "column": "9",
+ "line": "847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "KR_KEY_EWA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44543@macro@KR_KEY_DWA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "KR_KEY_DWA",
+ "location": {
+ "column": "9",
+ "line": "848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "KR_KEY_DWA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44748@macro@LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION",
+ "location": {
+ "column": "9",
+ "line": "857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44836@macro@LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@44920@macro@LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45004@macro@LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45090@macro@LPTIM_CLOCKPOLARITY_RISINGEDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKPOLARITY_RISINGEDGE",
+ "location": {
+ "column": "9",
+ "line": "862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKPOLARITY_RISINGEDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45166@macro@LPTIM_CLOCKPOLARITY_FALLINGEDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKPOLARITY_FALLINGEDGE",
+ "location": {
+ "column": "9",
+ "line": "863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKPOLARITY_FALLINGEDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45243@macro@LPTIM_CLOCKPOLARITY_BOTHEDGES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_CLOCKPOLARITY_BOTHEDGES",
+ "location": {
+ "column": "9",
+ "line": "864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_CLOCKPOLARITY_BOTHEDGES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45329@macro@LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION",
+ "location": {
+ "column": "9",
+ "line": "866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45416@macro@LPTIM_TRIGSAMPLETIME_2TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_2TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_2TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45499@macro@LPTIM_TRIGSAMPLETIME_4TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_4TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_4TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45582@macro@LPTIM_TRIGSAMPLETIME_8TRANSISTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_8TRANSISTIONS",
+ "location": {
+ "column": "9",
+ "line": "869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_8TRANSISTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45826@macro@LPTIM_TRIGSAMPLETIME_2TRANSITION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_2TRANSITION",
+ "location": {
+ "column": "9",
+ "line": "873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_2TRANSITION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45909@macro@LPTIM_TRIGSAMPLETIME_4TRANSITION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_4TRANSITION",
+ "location": {
+ "column": "9",
+ "line": "874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_4TRANSITION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@45992@macro@LPTIM_TRIGSAMPLETIME_8TRANSITION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPTIM_TRIGSAMPLETIME_8TRANSITION",
+ "location": {
+ "column": "9",
+ "line": "875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPTIM_TRIGSAMPLETIME_8TRANSITION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46343@macro@HAL_NAND_Read_Page",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_NAND_Read_Page",
+ "location": {
+ "column": "9",
+ "line": "888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_NAND_Read_Page",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46406@macro@HAL_NAND_Write_Page",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_NAND_Write_Page",
+ "location": {
+ "column": "9",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_NAND_Write_Page",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46470@macro@HAL_NAND_Read_SpareArea",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_NAND_Read_SpareArea",
+ "location": {
+ "column": "9",
+ "line": "890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_NAND_Read_SpareArea",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46538@macro@HAL_NAND_Write_SpareArea",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_NAND_Write_SpareArea",
+ "location": {
+ "column": "9",
+ "line": "891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_NAND_Write_SpareArea",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46609@macro@NAND_AddressTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NAND_AddressTypedef",
+ "location": {
+ "column": "9",
+ "line": "893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NAND_AddressTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46672@macro@__ARRAY_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ARRAY_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ARRAY_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46727@macro@__ADDR_1st_CYCLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADDR_1st_CYCLE",
+ "location": {
+ "column": "9",
+ "line": "896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADDR_1st_CYCLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46783@macro@__ADDR_2nd_CYCLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADDR_2nd_CYCLE",
+ "location": {
+ "column": "9",
+ "line": "897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADDR_2nd_CYCLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46839@macro@__ADDR_3rd_CYCLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADDR_3rd_CYCLE",
+ "location": {
+ "column": "9",
+ "line": "898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADDR_3rd_CYCLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@46895@macro@__ADDR_4th_CYCLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADDR_4th_CYCLE",
+ "location": {
+ "column": "9",
+ "line": "899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADDR_4th_CYCLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47079@macro@NOR_StatusTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NOR_StatusTypedef",
+ "location": {
+ "column": "9",
+ "line": "907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NOR_StatusTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47141@macro@NOR_SUCCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NOR_SUCCESS",
+ "location": {
+ "column": "9",
+ "line": "908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NOR_SUCCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47204@macro@NOR_ONGOING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NOR_ONGOING",
+ "location": {
+ "column": "9",
+ "line": "909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NOR_ONGOING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47267@macro@NOR_ERROR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NOR_ERROR",
+ "location": {
+ "column": "9",
+ "line": "910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NOR_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47328@macro@NOR_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NOR_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "NOR_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47393@macro@__NOR_WRITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NOR_WRITE",
+ "location": {
+ "column": "9",
+ "line": "913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__NOR_WRITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47443@macro@__NOR_ADDR_SHIFT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NOR_ADDR_SHIFT",
+ "location": {
+ "column": "9",
+ "line": "914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__NOR_ADDR_SHIFT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47632@macro@OPAMP_NONINVERTINGINPUT_VP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_NONINVERTINGINPUT_VP0",
+ "location": {
+ "column": "9",
+ "line": "923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_NONINVERTINGINPUT_VP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47707@macro@OPAMP_NONINVERTINGINPUT_VP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_NONINVERTINGINPUT_VP1",
+ "location": {
+ "column": "9",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_NONINVERTINGINPUT_VP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47782@macro@OPAMP_NONINVERTINGINPUT_VP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_NONINVERTINGINPUT_VP2",
+ "location": {
+ "column": "9",
+ "line": "925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_NONINVERTINGINPUT_VP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47857@macro@OPAMP_NONINVERTINGINPUT_VP3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_NONINVERTINGINPUT_VP3",
+ "location": {
+ "column": "9",
+ "line": "926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_NONINVERTINGINPUT_VP3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@47934@macro@OPAMP_SEC_NONINVERTINGINPUT_VP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_NONINVERTINGINPUT_VP0",
+ "location": {
+ "column": "9",
+ "line": "928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_NONINVERTINGINPUT_VP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48013@macro@OPAMP_SEC_NONINVERTINGINPUT_VP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_NONINVERTINGINPUT_VP1",
+ "location": {
+ "column": "9",
+ "line": "929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_NONINVERTINGINPUT_VP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48092@macro@OPAMP_SEC_NONINVERTINGINPUT_VP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_NONINVERTINGINPUT_VP2",
+ "location": {
+ "column": "9",
+ "line": "930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_NONINVERTINGINPUT_VP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48171@macro@OPAMP_SEC_NONINVERTINGINPUT_VP3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_NONINVERTINGINPUT_VP3",
+ "location": {
+ "column": "9",
+ "line": "931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_NONINVERTINGINPUT_VP3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48252@macro@OPAMP_INVERTINGINPUT_VM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_INVERTINGINPUT_VM0",
+ "location": {
+ "column": "9",
+ "line": "933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_INVERTINGINPUT_VM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48324@macro@OPAMP_INVERTINGINPUT_VM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_INVERTINGINPUT_VM1",
+ "location": {
+ "column": "9",
+ "line": "934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_INVERTINGINPUT_VM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48398@macro@IOPAMP_INVERTINGINPUT_VM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IOPAMP_INVERTINGINPUT_VM0",
+ "location": {
+ "column": "9",
+ "line": "936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IOPAMP_INVERTINGINPUT_VM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48470@macro@IOPAMP_INVERTINGINPUT_VM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IOPAMP_INVERTINGINPUT_VM1",
+ "location": {
+ "column": "9",
+ "line": "937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IOPAMP_INVERTINGINPUT_VM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48544@macro@OPAMP_SEC_INVERTINGINPUT_VM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_INVERTINGINPUT_VM0",
+ "location": {
+ "column": "9",
+ "line": "939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_INVERTINGINPUT_VM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48620@macro@OPAMP_SEC_INVERTINGINPUT_VM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_SEC_INVERTINGINPUT_VM1",
+ "location": {
+ "column": "9",
+ "line": "940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_SEC_INVERTINGINPUT_VM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48698@macro@OPAMP_INVERTINGINPUT_VINM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_INVERTINGINPUT_VINM",
+ "location": {
+ "column": "9",
+ "line": "942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_INVERTINGINPUT_VINM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48776@macro@OPAMP_PGACONNECT_NO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_PGACONNECT_NO",
+ "location": {
+ "column": "9",
+ "line": "944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_PGACONNECT_NO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48859@macro@OPAMP_PGACONNECT_VM0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_PGACONNECT_VM0",
+ "location": {
+ "column": "9",
+ "line": "945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_PGACONNECT_VM0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@48943@macro@OPAMP_PGACONNECT_VM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPAMP_PGACONNECT_VM1",
+ "location": {
+ "column": "9",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "OPAMP_PGACONNECT_VM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@49625@macro@I2S_STANDARD_PHILLIPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2S_STANDARD_PHILLIPS",
+ "location": {
+ "column": "9",
+ "line": "966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2S_STANDARD_PHILLIPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50165@macro@CF_DATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_DATA",
+ "location": {
+ "column": "9",
+ "line": "988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50213@macro@CF_SECTOR_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_SECTOR_COUNT",
+ "location": {
+ "column": "9",
+ "line": "989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_SECTOR_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50269@macro@CF_SECTOR_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_SECTOR_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_SECTOR_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50326@macro@CF_CYLINDER_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_CYLINDER_LOW",
+ "location": {
+ "column": "9",
+ "line": "991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_CYLINDER_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50382@macro@CF_CYLINDER_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_CYLINDER_HIGH",
+ "location": {
+ "column": "9",
+ "line": "992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_CYLINDER_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50439@macro@CF_CARD_HEAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_CARD_HEAD",
+ "location": {
+ "column": "9",
+ "line": "993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_CARD_HEAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50492@macro@CF_STATUS_CMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_STATUS_CMD",
+ "location": {
+ "column": "9",
+ "line": "994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_STATUS_CMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50546@macro@CF_STATUS_CMD_ALTERNATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_STATUS_CMD_ALTERNATE",
+ "location": {
+ "column": "9",
+ "line": "995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_STATUS_CMD_ALTERNATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50610@macro@CF_COMMON_DATA_AREA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_COMMON_DATA_AREA",
+ "location": {
+ "column": "9",
+ "line": "996",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_COMMON_DATA_AREA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50706@macro@CF_READ_SECTOR_CMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_READ_SECTOR_CMD",
+ "location": {
+ "column": "9",
+ "line": "999",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_READ_SECTOR_CMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50765@macro@CF_WRITE_SECTOR_CMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_WRITE_SECTOR_CMD",
+ "location": {
+ "column": "9",
+ "line": "1000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_WRITE_SECTOR_CMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50825@macro@CF_ERASE_SECTOR_CMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_ERASE_SECTOR_CMD",
+ "location": {
+ "column": "9",
+ "line": "1001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_ERASE_SECTOR_CMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50885@macro@CF_IDENTIFY_CMD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CF_IDENTIFY_CMD",
+ "location": {
+ "column": "9",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CF_IDENTIFY_CMD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@50943@macro@PCCARD_StatusTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCCARD_StatusTypedef",
+ "location": {
+ "column": "9",
+ "line": "1004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCCARD_StatusTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51007@macro@PCCARD_SUCCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCCARD_SUCCESS",
+ "location": {
+ "column": "9",
+ "line": "1005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCCARD_SUCCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51072@macro@PCCARD_ONGOING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCCARD_ONGOING",
+ "location": {
+ "column": "9",
+ "line": "1006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCCARD_ONGOING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51137@macro@PCCARD_ERROR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCCARD_ERROR",
+ "location": {
+ "column": "9",
+ "line": "1007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCCARD_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51200@macro@PCCARD_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PCCARD_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "1008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PCCARD_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51395@macro@FORMAT_BIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FORMAT_BIN",
+ "location": {
+ "column": "9",
+ "line": "1017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FORMAT_BIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51447@macro@FORMAT_BCD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FORMAT_BCD",
+ "location": {
+ "column": "9",
+ "line": "1018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FORMAT_BCD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51501@macro@RTC_ALARMSUBSECONDMASK_None",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_ALARMSUBSECONDMASK_None",
+ "location": {
+ "column": "9",
+ "line": "1020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_ALARMSUBSECONDMASK_None",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51570@macro@RTC_TAMPERERASEBACKUP_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERERASEBACKUP_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERERASEBACKUP_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51643@macro@RTC_TAMPERMASK_FLAG_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERMASK_FLAG_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERMASK_FLAG_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51712@macro@RTC_TAMPERMASK_FLAG_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERMASK_FLAG_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERMASK_FLAG_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51782@macro@RTC_MASKTAMPERFLAG_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_MASKTAMPERFLAG_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_MASKTAMPERFLAG_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51851@macro@RTC_MASKTAMPERFLAG_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_MASKTAMPERFLAG_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_MASKTAMPERFLAG_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51919@macro@RTC_TAMPERERASEBACKUP_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERERASEBACKUP_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERERASEBACKUP_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@51991@macro@RTC_TAMPER1_2_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPER1_2_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "1028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPER1_2_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52057@macro@RTC_TAMPER1_2_3_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPER1_2_3_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "1029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPER1_2_3_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52125@macro@RTC_TIMESTAMPPIN_PC13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TIMESTAMPPIN_PC13",
+ "location": {
+ "column": "9",
+ "line": "1031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TIMESTAMPPIN_PC13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52182@macro@RTC_TIMESTAMPPIN_PA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TIMESTAMPPIN_PA0",
+ "location": {
+ "column": "9",
+ "line": "1032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TIMESTAMPPIN_PA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52234@macro@RTC_TIMESTAMPPIN_PI8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TIMESTAMPPIN_PI8",
+ "location": {
+ "column": "9",
+ "line": "1033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TIMESTAMPPIN_PI8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52286@macro@RTC_TIMESTAMPPIN_PC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TIMESTAMPPIN_PC1",
+ "location": {
+ "column": "9",
+ "line": "1034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TIMESTAMPPIN_PC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52342@macro@RTC_OUTPUT_REMAP_PC13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_OUTPUT_REMAP_PC13",
+ "location": {
+ "column": "9",
+ "line": "1036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_OUTPUT_REMAP_PC13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52396@macro@RTC_OUTPUT_REMAP_PB14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_OUTPUT_REMAP_PB14",
+ "location": {
+ "column": "9",
+ "line": "1037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_OUTPUT_REMAP_PB14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52450@macro@RTC_OUTPUT_REMAP_PB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_OUTPUT_REMAP_PB2",
+ "location": {
+ "column": "9",
+ "line": "1038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_OUTPUT_REMAP_PB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52506@macro@RTC_TAMPERPIN_PC13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERPIN_PC13",
+ "location": {
+ "column": "9",
+ "line": "1040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERPIN_PC13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52556@macro@RTC_TAMPERPIN_PA0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERPIN_PA0",
+ "location": {
+ "column": "9",
+ "line": "1041",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERPIN_PA0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@52603@macro@RTC_TAMPERPIN_PI8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTC_TAMPERPIN_PI8",
+ "location": {
+ "column": "9",
+ "line": "1042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTC_TAMPERPIN_PI8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53148@macro@SMARTCARD_NACK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_NACK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_NACK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53219@macro@SMARTCARD_NACK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_NACK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_NACK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53293@macro@SMARTCARD_ONEBIT_SAMPLING_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_ONEBIT_SAMPLING_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_ONEBIT_SAMPLING_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53375@macro@SMARTCARD_ONEBIT_SAMPLING_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_ONEBIT_SAMPLING_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_ONEBIT_SAMPLING_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53456@macro@SMARTCARD_ONEBIT_SAMPLING_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_ONEBIT_SAMPLING_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "1067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_ONEBIT_SAMPLING_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53538@macro@SMARTCARD_ONEBIT_SAMPLING_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_ONEBIT_SAMPLING_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_ONEBIT_SAMPLING_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53621@macro@SMARTCARD_TIMEOUT_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_TIMEOUT_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_TIMEOUT_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53696@macro@SMARTCARD_TIMEOUT_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_TIMEOUT_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_TIMEOUT_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53772@macro@SMARTCARD_LASTBIT_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_LASTBIT_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_LASTBIT_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@53847@macro@SMARTCARD_LASTBIT_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMARTCARD_LASTBIT_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMARTCARD_LASTBIT_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54055@macro@SMBUS_DUALADDRESS_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_DUALADDRESS_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_DUALADDRESS_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54122@macro@SMBUS_DUALADDRESS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_DUALADDRESS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_DUALADDRESS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54188@macro@SMBUS_GENERALCALL_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_GENERALCALL_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_GENERALCALL_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54255@macro@SMBUS_GENERALCALL_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_GENERALCALL_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_GENERALCALL_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54321@macro@SMBUS_NOSTRETCH_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_NOSTRETCH_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_NOSTRETCH_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54386@macro@SMBUS_NOSTRETCH_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_NOSTRETCH_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_NOSTRETCH_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54450@macro@SMBUS_ANALOGFILTER_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_ANALOGFILTER_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_ANALOGFILTER_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54517@macro@SMBUS_ANALOGFILTER_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_ANALOGFILTER_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_ANALOGFILTER_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54585@macro@SMBUS_PEC_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_PEC_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_PEC_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54644@macro@SMBUS_PEC_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SMBUS_PEC_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SMBUS_PEC_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54702@macro@HAL_SMBUS_STATE_SLAVE_LISTEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SMBUS_STATE_SLAVE_LISTEN",
+ "location": {
+ "column": "9",
+ "line": "1093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SMBUS_STATE_SLAVE_LISTEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54894@macro@SPI_TIMODE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_TIMODE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_TIMODE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@54954@macro@SPI_TIMODE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_TIMODE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_TIMODE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55015@macro@SPI_CRCCALCULATION_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CRCCALCULATION_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_CRCCALCULATION_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55083@macro@SPI_CRCCALCULATION_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_CRCCALCULATION_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_CRCCALCULATION_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55152@macro@SPI_NSS_PULSE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_NSS_PULSE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_NSS_PULSE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55215@macro@SPI_NSS_PULSE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SPI_NSS_PULSE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SPI_NSS_PULSE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55917@macro@CCER_CCxE_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CCER_CCxE_MASK",
+ "location": {
+ "column": "9",
+ "line": "1132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CCER_CCxE_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@55978@macro@CCER_CCxNE_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CCER_CCxNE_MASK",
+ "location": {
+ "column": "9",
+ "line": "1133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CCER_CCxNE_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56042@macro@TIM_DMABase_CR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CR1",
+ "location": {
+ "column": "9",
+ "line": "1135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56100@macro@TIM_DMABase_CR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CR2",
+ "location": {
+ "column": "9",
+ "line": "1136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56158@macro@TIM_DMABase_SMCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_SMCR",
+ "location": {
+ "column": "9",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_SMCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56217@macro@TIM_DMABase_DIER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_DIER",
+ "location": {
+ "column": "9",
+ "line": "1138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_DIER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56276@macro@TIM_DMABase_SR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_SR",
+ "location": {
+ "column": "9",
+ "line": "1139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56333@macro@TIM_DMABase_EGR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_EGR",
+ "location": {
+ "column": "9",
+ "line": "1140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_EGR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56391@macro@TIM_DMABase_CCMR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCMR1",
+ "location": {
+ "column": "9",
+ "line": "1141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCMR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56451@macro@TIM_DMABase_CCMR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCMR2",
+ "location": {
+ "column": "9",
+ "line": "1142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCMR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56511@macro@TIM_DMABase_CCER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCER",
+ "location": {
+ "column": "9",
+ "line": "1143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56570@macro@TIM_DMABase_CNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CNT",
+ "location": {
+ "column": "9",
+ "line": "1144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56628@macro@TIM_DMABase_PSC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_PSC",
+ "location": {
+ "column": "9",
+ "line": "1145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_PSC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56686@macro@TIM_DMABase_ARR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_ARR",
+ "location": {
+ "column": "9",
+ "line": "1146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_ARR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56744@macro@TIM_DMABase_RCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_RCR",
+ "location": {
+ "column": "9",
+ "line": "1147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_RCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56802@macro@TIM_DMABase_CCR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR1",
+ "location": {
+ "column": "9",
+ "line": "1148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56861@macro@TIM_DMABase_CCR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR2",
+ "location": {
+ "column": "9",
+ "line": "1149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56920@macro@TIM_DMABase_CCR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR3",
+ "location": {
+ "column": "9",
+ "line": "1150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@56979@macro@TIM_DMABase_CCR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR4",
+ "location": {
+ "column": "9",
+ "line": "1151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57038@macro@TIM_DMABase_BDTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_BDTR",
+ "location": {
+ "column": "9",
+ "line": "1152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_BDTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57097@macro@TIM_DMABase_DCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_DCR",
+ "location": {
+ "column": "9",
+ "line": "1153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_DCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57155@macro@TIM_DMABase_DMAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_DMAR",
+ "location": {
+ "column": "9",
+ "line": "1154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_DMAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57214@macro@TIM_DMABase_OR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_OR1",
+ "location": {
+ "column": "9",
+ "line": "1155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_OR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57272@macro@TIM_DMABase_CCMR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCMR3",
+ "location": {
+ "column": "9",
+ "line": "1156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCMR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57332@macro@TIM_DMABase_CCR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR5",
+ "location": {
+ "column": "9",
+ "line": "1157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57391@macro@TIM_DMABase_CCR6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_CCR6",
+ "location": {
+ "column": "9",
+ "line": "1158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_CCR6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57450@macro@TIM_DMABase_OR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_OR2",
+ "location": {
+ "column": "9",
+ "line": "1159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_OR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57508@macro@TIM_DMABase_OR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_OR3",
+ "location": {
+ "column": "9",
+ "line": "1160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_OR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57566@macro@TIM_DMABase_OR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABase_OR",
+ "location": {
+ "column": "9",
+ "line": "1161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABase_OR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57625@macro@TIM_EventSource_Update",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_Update",
+ "location": {
+ "column": "9",
+ "line": "1163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_Update",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57690@macro@TIM_EventSource_CC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_CC1",
+ "location": {
+ "column": "9",
+ "line": "1164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_CC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57752@macro@TIM_EventSource_CC2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_CC2",
+ "location": {
+ "column": "9",
+ "line": "1165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_CC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57814@macro@TIM_EventSource_CC3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_CC3",
+ "location": {
+ "column": "9",
+ "line": "1166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_CC3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57876@macro@TIM_EventSource_CC4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_CC4",
+ "location": {
+ "column": "9",
+ "line": "1167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_CC4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@57938@macro@TIM_EventSource_COM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_COM",
+ "location": {
+ "column": "9",
+ "line": "1168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_COM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58000@macro@TIM_EventSource_Trigger",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_Trigger",
+ "location": {
+ "column": "9",
+ "line": "1169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_Trigger",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58066@macro@TIM_EventSource_Break",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_Break",
+ "location": {
+ "column": "9",
+ "line": "1170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_Break",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58130@macro@TIM_EventSource_Break2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_EventSource_Break2",
+ "location": {
+ "column": "9",
+ "line": "1171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_EventSource_Break2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58197@macro@TIM_DMABurstLength_1Transfer",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_1Transfer",
+ "location": {
+ "column": "9",
+ "line": "1173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_1Transfer",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58268@macro@TIM_DMABurstLength_2Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_2Transfers",
+ "location": {
+ "column": "9",
+ "line": "1174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_2Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58340@macro@TIM_DMABurstLength_3Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_3Transfers",
+ "location": {
+ "column": "9",
+ "line": "1175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_3Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58412@macro@TIM_DMABurstLength_4Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_4Transfers",
+ "location": {
+ "column": "9",
+ "line": "1176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_4Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58484@macro@TIM_DMABurstLength_5Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_5Transfers",
+ "location": {
+ "column": "9",
+ "line": "1177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_5Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58556@macro@TIM_DMABurstLength_6Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_6Transfers",
+ "location": {
+ "column": "9",
+ "line": "1178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_6Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58628@macro@TIM_DMABurstLength_7Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_7Transfers",
+ "location": {
+ "column": "9",
+ "line": "1179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_7Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58700@macro@TIM_DMABurstLength_8Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_8Transfers",
+ "location": {
+ "column": "9",
+ "line": "1180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_8Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58772@macro@TIM_DMABurstLength_9Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_9Transfers",
+ "location": {
+ "column": "9",
+ "line": "1181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_9Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58844@macro@TIM_DMABurstLength_10Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_10Transfers",
+ "location": {
+ "column": "9",
+ "line": "1182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_10Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58917@macro@TIM_DMABurstLength_11Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_11Transfers",
+ "location": {
+ "column": "9",
+ "line": "1183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_11Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@58990@macro@TIM_DMABurstLength_12Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_12Transfers",
+ "location": {
+ "column": "9",
+ "line": "1184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_12Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59063@macro@TIM_DMABurstLength_13Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_13Transfers",
+ "location": {
+ "column": "9",
+ "line": "1185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_13Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59136@macro@TIM_DMABurstLength_14Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_14Transfers",
+ "location": {
+ "column": "9",
+ "line": "1186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_14Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59209@macro@TIM_DMABurstLength_15Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_15Transfers",
+ "location": {
+ "column": "9",
+ "line": "1187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_15Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59282@macro@TIM_DMABurstLength_16Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_16Transfers",
+ "location": {
+ "column": "9",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_16Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59355@macro@TIM_DMABurstLength_17Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_17Transfers",
+ "location": {
+ "column": "9",
+ "line": "1189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_17Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@59428@macro@TIM_DMABurstLength_18Transfers",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_DMABurstLength_18Transfers",
+ "location": {
+ "column": "9",
+ "line": "1190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_DMABurstLength_18Transfers",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@60773@macro@TSC_SYNC_POL_FALL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TSC_SYNC_POL_FALL",
+ "location": {
+ "column": "9",
+ "line": "1226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TSC_SYNC_POL_FALL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@60833@macro@TSC_SYNC_POL_RISE_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TSC_SYNC_POL_RISE_HIGH",
+ "location": {
+ "column": "9",
+ "line": "1227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TSC_SYNC_POL_RISE_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61022@macro@UART_ONEBIT_SAMPLING_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_ONEBIT_SAMPLING_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_ONEBIT_SAMPLING_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61091@macro@UART_ONEBIT_SAMPLING_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_ONEBIT_SAMPLING_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_ONEBIT_SAMPLING_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61159@macro@UART_ONE_BIT_SAMPLE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_ONE_BIT_SAMPLE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_ONE_BIT_SAMPLE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61228@macro@UART_ONE_BIT_SAMPLE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_ONE_BIT_SAMPLE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_ONE_BIT_SAMPLE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61298@macro@__HAL_UART_ONEBIT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ONEBIT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UART_ONEBIT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61372@macro@__HAL_UART_ONEBIT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ONEBIT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "1241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UART_ONEBIT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61449@macro@__DIV_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIV_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "1243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIV_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61510@macro@__DIVMANT_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIVMANT_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "1244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIVMANT_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61575@macro@__DIVFRAQ_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIVFRAQ_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "1245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIVFRAQ_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61640@macro@__UART_BRR_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART_BRR_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "1246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART_BRR_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61703@macro@__DIV_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIV_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "1248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIV_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61763@macro@__DIVMANT_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIVMANT_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "1249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIVMANT_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61827@macro@__DIVFRAQ_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIVFRAQ_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "1250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIVFRAQ_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61891@macro@__UART_BRR_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART_BRR_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "1251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART_BRR_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@61953@macro@__DIV_LPUART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DIV_LPUART",
+ "location": {
+ "column": "9",
+ "line": "1253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DIV_LPUART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62012@macro@UART_WAKEUPMETHODE_IDLELINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WAKEUPMETHODE_IDLELINE",
+ "location": {
+ "column": "9",
+ "line": "1255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_WAKEUPMETHODE_IDLELINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62080@macro@UART_WAKEUPMETHODE_ADDRESSMARK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WAKEUPMETHODE_ADDRESSMARK",
+ "location": {
+ "column": "9",
+ "line": "1256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UART_WAKEUPMETHODE_ADDRESSMARK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62289@macro@USART_CLOCK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CLOCK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USART_CLOCK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62350@macro@USART_CLOCK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USART_CLOCK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USART_CLOCK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62412@macro@USARTNACK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USARTNACK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USARTNACK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62471@macro@USARTNACK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USARTNACK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "1271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USARTNACK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62661@macro@CFR_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CFR_BASE",
+ "location": {
+ "column": "9",
+ "line": "1279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CFR_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62842@macro@CAN_FilterFIFO0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FilterFIFO0",
+ "location": {
+ "column": "9",
+ "line": "1288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_FilterFIFO0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62896@macro@CAN_FilterFIFO1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_FilterFIFO1",
+ "location": {
+ "column": "9",
+ "line": "1289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_FilterFIFO1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62950@macro@CAN_IT_RQCP0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IT_RQCP0",
+ "location": {
+ "column": "9",
+ "line": "1290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_IT_RQCP0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@62998@macro@CAN_IT_RQCP1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IT_RQCP1",
+ "location": {
+ "column": "9",
+ "line": "1291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_IT_RQCP1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63046@macro@CAN_IT_RQCP2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_IT_RQCP2",
+ "location": {
+ "column": "9",
+ "line": "1292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_IT_RQCP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63094@macro@INAK_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INAK_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "1293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "INAK_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63149@macro@SLAK_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SLAK_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "1294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SLAK_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63204@macro@CAN_TXSTATUS_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TXSTATUS_FAILED",
+ "location": {
+ "column": "9",
+ "line": "1295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_TXSTATUS_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63258@macro@CAN_TXSTATUS_OK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TXSTATUS_OK",
+ "location": {
+ "column": "9",
+ "line": "1296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_TXSTATUS_OK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63312@macro@CAN_TXSTATUS_PENDING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CAN_TXSTATUS_PENDING",
+ "location": {
+ "column": "9",
+ "line": "1297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CAN_TXSTATUS_PENDING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63498@macro@VLAN_TAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VLAN_TAG",
+ "location": {
+ "column": "9",
+ "line": "1307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "VLAN_TAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63544@macro@MIN_ETH_PAYLOAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MIN_ETH_PAYLOAD",
+ "location": {
+ "column": "9",
+ "line": "1308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MIN_ETH_PAYLOAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63597@macro@MAX_ETH_PAYLOAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAX_ETH_PAYLOAD",
+ "location": {
+ "column": "9",
+ "line": "1309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MAX_ETH_PAYLOAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63650@macro@JUMBO_FRAME_PAYLOAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "JUMBO_FRAME_PAYLOAD",
+ "location": {
+ "column": "9",
+ "line": "1310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "JUMBO_FRAME_PAYLOAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63707@macro@MACMIIAR_CR_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MACMIIAR_CR_MASK",
+ "location": {
+ "column": "9",
+ "line": "1311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MACMIIAR_CR_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63761@macro@MACCR_CLEAR_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MACCR_CLEAR_MASK",
+ "location": {
+ "column": "9",
+ "line": "1312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MACCR_CLEAR_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63815@macro@MACFCR_CLEAR_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MACFCR_CLEAR_MASK",
+ "location": {
+ "column": "9",
+ "line": "1313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MACFCR_CLEAR_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63870@macro@DMAOMR_CLEAR_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMAOMR_CLEAR_MASK",
+ "location": {
+ "column": "9",
+ "line": "1314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DMAOMR_CLEAR_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63927@macro@ETH_MMCCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCCR",
+ "location": {
+ "column": "9",
+ "line": "1316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@63971@macro@ETH_MMCRIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIR",
+ "location": {
+ "column": "9",
+ "line": "1317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCRIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64015@macro@ETH_MMCTIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIR",
+ "location": {
+ "column": "9",
+ "line": "1318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCTIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64059@macro@ETH_MMCRIMR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRIMR",
+ "location": {
+ "column": "9",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCRIMR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64103@macro@ETH_MMCTIMR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTIMR",
+ "location": {
+ "column": "9",
+ "line": "1320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCTIMR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64147@macro@ETH_MMCTGFSCCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFSCCR",
+ "location": {
+ "column": "9",
+ "line": "1321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCTGFSCCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64191@macro@ETH_MMCTGFMSCCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFMSCCR",
+ "location": {
+ "column": "9",
+ "line": "1322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCTGFMSCCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64235@macro@ETH_MMCTGFCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCTGFCR",
+ "location": {
+ "column": "9",
+ "line": "1323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCTGFCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64279@macro@ETH_MMCRFCECR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFCECR",
+ "location": {
+ "column": "9",
+ "line": "1324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCRFCECR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64323@macro@ETH_MMCRFAECR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRFAECR",
+ "location": {
+ "column": "9",
+ "line": "1325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCRFAECR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64367@macro@ETH_MMCRGUFCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MMCRGUFCR",
+ "location": {
+ "column": "9",
+ "line": "1326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MMCRGUFCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64413@macro@ETH_MAC_TXFIFO_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_FULL",
+ "location": {
+ "column": "9",
+ "line": "1328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64502@macro@ETH_MAC_TXFIFONOT_EMPTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFONOT_EMPTY",
+ "location": {
+ "column": "9",
+ "line": "1329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFONOT_EMPTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64596@macro@ETH_MAC_TXFIFO_WRITE_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_WRITE_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_WRITE_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64693@macro@ETH_MAC_TXFIFO_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_IDLE",
+ "location": {
+ "column": "9",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64795@macro@ETH_MAC_TXFIFO_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_READ",
+ "location": {
+ "column": "9",
+ "line": "1332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@64940@macro@ETH_MAC_TXFIFO_WAITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_WAITING",
+ "location": {
+ "column": "9",
+ "line": "1333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_WAITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65079@macro@ETH_MAC_TXFIFO_WRITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TXFIFO_WRITING",
+ "location": {
+ "column": "9",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TXFIFO_WRITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65229@macro@ETH_MAC_TRANSMISSION_PAUSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TRANSMISSION_PAUSE",
+ "location": {
+ "column": "9",
+ "line": "1335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TRANSMISSION_PAUSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65330@macro@ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE",
+ "location": {
+ "column": "9",
+ "line": "1336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65442@macro@ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING",
+ "location": {
+ "column": "9",
+ "line": "1337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65619@macro@ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF",
+ "location": {
+ "column": "9",
+ "line": "1338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65798@macro@ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING",
+ "location": {
+ "column": "9",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@65947@macro@ETH_MAC_MII_TRANSMIT_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_MII_TRANSMIT_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_MII_TRANSMIT_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66044@macro@ETH_MAC_RXFIFO_EMPTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_RXFIFO_EMPTY",
+ "location": {
+ "column": "9",
+ "line": "1341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_RXFIFO_EMPTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66136@macro@ETH_MAC_RXFIFO_BELOW_THRESHOLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_RXFIFO_BELOW_THRESHOLD",
+ "location": {
+ "column": "9",
+ "line": "1342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_RXFIFO_BELOW_THRESHOLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66274@macro@ETH_MAC_RXFIFO_ABOVE_THRESHOLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_RXFIFO_ABOVE_THRESHOLD",
+ "location": {
+ "column": "9",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_RXFIFO_ABOVE_THRESHOLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66409@macro@ETH_MAC_RXFIFO_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_RXFIFO_FULL",
+ "location": {
+ "column": "9",
+ "line": "1344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_RXFIFO_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66529@macro@ETH_MAC_READCONTROLLER_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_READCONTROLLER_IDLE",
+ "location": {
+ "column": "9",
+ "line": "1347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_READCONTROLLER_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66630@macro@ETH_MAC_READCONTROLLER_READING_DATA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_READCONTROLLER_READING_DATA",
+ "location": {
+ "column": "9",
+ "line": "1348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_READCONTROLLER_READING_DATA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66739@macro@ETH_MAC_READCONTROLLER_READING_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_READCONTROLLER_READING_STATUS",
+ "location": {
+ "column": "9",
+ "line": "1349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_READCONTROLLER_READING_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66874@macro@ETH_MAC_READCONTROLLER_FLUSHING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_READCONTROLLER_FLUSHING",
+ "location": {
+ "column": "9",
+ "line": "1351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_READCONTROLLER_FLUSHING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@66999@macro@ETH_MAC_RXFIFO_WRITE_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_RXFIFO_WRITE_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_RXFIFO_WRITE_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67097@macro@ETH_MAC_SMALL_FIFO_NOTACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_SMALL_FIFO_NOTACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_SMALL_FIFO_NOTACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67214@macro@ETH_MAC_SMALL_FIFO_READ_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_SMALL_FIFO_READ_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_SMALL_FIFO_READ_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67318@macro@ETH_MAC_SMALL_FIFO_WRITE_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_SMALL_FIFO_WRITE_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_SMALL_FIFO_WRITE_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67423@macro@ETH_MAC_SMALL_FIFO_RW_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_SMALL_FIFO_RW_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_SMALL_FIFO_RW_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67536@macro@ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE",
+ "location": {
+ "column": "9",
+ "line": "1357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67773@macro@HAL_DCMI_ERROR_OVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DCMI_ERROR_OVF",
+ "location": {
+ "column": "9",
+ "line": "1366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DCMI_ERROR_OVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67825@macro@DCMI_IT_OVF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_IT_OVF",
+ "location": {
+ "column": "9",
+ "line": "1367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DCMI_IT_OVF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67870@macro@DCMI_FLAG_OVFRI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_FLAG_OVFRI",
+ "location": {
+ "column": "9",
+ "line": "1368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DCMI_FLAG_OVFRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67919@macro@DCMI_FLAG_OVFMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCMI_FLAG_OVFMI",
+ "location": {
+ "column": "9",
+ "line": "1369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DCMI_FLAG_OVFMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@67970@macro@HAL_DCMI_ConfigCROP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DCMI_ConfigCROP",
+ "location": {
+ "column": "9",
+ "line": "1371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DCMI_ConfigCROP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@68023@macro@HAL_DCMI_EnableCROP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DCMI_EnableCROP",
+ "location": {
+ "column": "9",
+ "line": "1372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DCMI_EnableCROP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@68076@macro@HAL_DCMI_DisableCROP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DCMI_DisableCROP",
+ "location": {
+ "column": "9",
+ "line": "1373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DCMI_DisableCROP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@70331@macro@HAL_CRYP_ComputationCpltCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_CRYP_ComputationCpltCallback",
+ "location": {
+ "column": "9",
+ "line": "1434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_CRYP_ComputationCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@70852@macro@HAL_HASHEx_IRQHandler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_IRQHandler",
+ "location": {
+ "column": "9",
+ "line": "1456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71120@macro@HAL_HASH_STATETypeDef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_STATETypeDef",
+ "location": {
+ "column": "9",
+ "line": "1465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_STATETypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71180@macro@HAL_HASHPhaseTypeDef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHPhaseTypeDef",
+ "location": {
+ "column": "9",
+ "line": "1466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHPhaseTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71240@macro@HAL_HMAC_MD5_Finish",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HMAC_MD5_Finish",
+ "location": {
+ "column": "9",
+ "line": "1467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HMAC_MD5_Finish",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71298@macro@HAL_HMAC_SHA1_Finish",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HMAC_SHA1_Finish",
+ "location": {
+ "column": "9",
+ "line": "1468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HMAC_SHA1_Finish",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71357@macro@HAL_HMAC_SHA224_Finish",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HMAC_SHA224_Finish",
+ "location": {
+ "column": "9",
+ "line": "1469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HMAC_SHA224_Finish",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71418@macro@HAL_HMAC_SHA256_Finish",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HMAC_SHA256_Finish",
+ "location": {
+ "column": "9",
+ "line": "1470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HMAC_SHA256_Finish",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71513@macro@HASH_AlgoSelection_SHA1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoSelection_SHA1",
+ "location": {
+ "column": "9",
+ "line": "1474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoSelection_SHA1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71575@macro@HASH_AlgoSelection_SHA224",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoSelection_SHA224",
+ "location": {
+ "column": "9",
+ "line": "1475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoSelection_SHA224",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71639@macro@HASH_AlgoSelection_SHA256",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoSelection_SHA256",
+ "location": {
+ "column": "9",
+ "line": "1476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoSelection_SHA256",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71703@macro@HASH_AlgoSelection_MD5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoSelection_MD5",
+ "location": {
+ "column": "9",
+ "line": "1477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoSelection_MD5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71766@macro@HASH_AlgoMode_HASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoMode_HASH",
+ "location": {
+ "column": "9",
+ "line": "1479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoMode_HASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71821@macro@HASH_AlgoMode_HMAC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_AlgoMode_HMAC",
+ "location": {
+ "column": "9",
+ "line": "1480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_AlgoMode_HMAC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71878@macro@HASH_HMACKeyType_ShortKey",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_HMACKeyType_ShortKey",
+ "location": {
+ "column": "9",
+ "line": "1482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_HMACKeyType_ShortKey",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@71941@macro@HASH_HMACKeyType_LongKey",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HASH_HMACKeyType_LongKey",
+ "location": {
+ "column": "9",
+ "line": "1483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HASH_HMACKeyType_LongKey",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72129@macro@HAL_HASH_MD5_Accumulate",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_MD5_Accumulate",
+ "location": {
+ "column": "9",
+ "line": "1487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_MD5_Accumulate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72197@macro@HAL_HASH_MD5_Accumulate_End",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_MD5_Accumulate_End",
+ "location": {
+ "column": "9",
+ "line": "1488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_MD5_Accumulate_End",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72269@macro@HAL_HASH_MD5_Accumulate_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_MD5_Accumulate_IT",
+ "location": {
+ "column": "9",
+ "line": "1489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_MD5_Accumulate_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72340@macro@HAL_HASH_MD5_Accumulate_End_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_MD5_Accumulate_End_IT",
+ "location": {
+ "column": "9",
+ "line": "1490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_MD5_Accumulate_End_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72417@macro@HAL_HASH_SHA1_Accumulate",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_SHA1_Accumulate",
+ "location": {
+ "column": "9",
+ "line": "1492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_SHA1_Accumulate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72486@macro@HAL_HASH_SHA1_Accumulate_End",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_SHA1_Accumulate_End",
+ "location": {
+ "column": "9",
+ "line": "1493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_SHA1_Accumulate_End",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72559@macro@HAL_HASH_SHA1_Accumulate_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_SHA1_Accumulate_IT",
+ "location": {
+ "column": "9",
+ "line": "1494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_SHA1_Accumulate_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72631@macro@HAL_HASH_SHA1_Accumulate_End_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASH_SHA1_Accumulate_End_IT",
+ "location": {
+ "column": "9",
+ "line": "1495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASH_SHA1_Accumulate_End_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72709@macro@HAL_HASHEx_SHA224_Accumulate",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA224_Accumulate",
+ "location": {
+ "column": "9",
+ "line": "1497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA224_Accumulate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72782@macro@HAL_HASHEx_SHA224_Accumulate_End",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA224_Accumulate_End",
+ "location": {
+ "column": "9",
+ "line": "1498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA224_Accumulate_End",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72859@macro@HAL_HASHEx_SHA224_Accumulate_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA224_Accumulate_IT",
+ "location": {
+ "column": "9",
+ "line": "1499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA224_Accumulate_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@72935@macro@HAL_HASHEx_SHA224_Accumulate_End_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA224_Accumulate_End_IT",
+ "location": {
+ "column": "9",
+ "line": "1500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA224_Accumulate_End_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73017@macro@HAL_HASHEx_SHA256_Accumulate",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA256_Accumulate",
+ "location": {
+ "column": "9",
+ "line": "1502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA256_Accumulate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73090@macro@HAL_HASHEx_SHA256_Accumulate_End",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA256_Accumulate_End",
+ "location": {
+ "column": "9",
+ "line": "1503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA256_Accumulate_End",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73167@macro@HAL_HASHEx_SHA256_Accumulate_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA256_Accumulate_IT",
+ "location": {
+ "column": "9",
+ "line": "1504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA256_Accumulate_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73243@macro@HAL_HASHEx_SHA256_Accumulate_End_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_HASHEx_SHA256_Accumulate_End_IT",
+ "location": {
+ "column": "9",
+ "line": "1505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_HASHEx_SHA256_Accumulate_End_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73535@macro@HAL_EnableDBGSleepMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_EnableDBGSleepMode",
+ "location": {
+ "column": "9",
+ "line": "1515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_EnableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73597@macro@HAL_DisableDBGSleepMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DisableDBGSleepMode",
+ "location": {
+ "column": "9",
+ "line": "1516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DisableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73661@macro@HAL_EnableDBGStopMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_EnableDBGStopMode",
+ "location": {
+ "column": "9",
+ "line": "1517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_EnableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73721@macro@HAL_DisableDBGStopMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DisableDBGStopMode",
+ "location": {
+ "column": "9",
+ "line": "1518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DisableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73783@macro@HAL_EnableDBGStandbyMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_EnableDBGStandbyMode",
+ "location": {
+ "column": "9",
+ "line": "1519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_EnableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73849@macro@HAL_DisableDBGStandbyMode",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DisableDBGStandbyMode",
+ "location": {
+ "column": "9",
+ "line": "1520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DisableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@73917@macro@HAL_DBG_LowPowerConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DBG_LowPowerConfig",
+ "location": {
+ "column": "9",
+ "line": "1521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DBG_LowPowerConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@74121@macro@HAL_VREFINT_OutputSelect",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_VREFINT_OutputSelect",
+ "location": {
+ "column": "9",
+ "line": "1523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_VREFINT_OutputSelect",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@74188@macro@HAL_Lock_Cmd",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_Lock_Cmd",
+ "location": {
+ "column": "9",
+ "line": "1524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_Lock_Cmd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@74333@macro@HAL_VREFINT_Cmd",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_VREFINT_Cmd",
+ "location": {
+ "column": "9",
+ "line": "1527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_VREFINT_Cmd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@74447@macro@HAL_ADC_EnableBuffer_Cmd",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_EnableBuffer_Cmd",
+ "location": {
+ "column": "9",
+ "line": "1529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_EnableBuffer_Cmd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@74562@macro@HAL_ADC_EnableBufferSensor_Cmd",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_ADC_EnableBufferSensor_Cmd",
+ "location": {
+ "column": "9",
+ "line": "1530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_ADC_EnableBufferSensor_Cmd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75444@macro@FLASH_HalfPageProgram",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_HalfPageProgram",
+ "location": {
+ "column": "9",
+ "line": "1546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_HalfPageProgram",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75508@macro@FLASH_EnableRunPowerDown",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_EnableRunPowerDown",
+ "location": {
+ "column": "9",
+ "line": "1547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_EnableRunPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75575@macro@FLASH_DisableRunPowerDown",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_DisableRunPowerDown",
+ "location": {
+ "column": "9",
+ "line": "1548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FLASH_DisableRunPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75643@macro@HAL_DATA_EEPROMEx_Unlock",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DATA_EEPROMEx_Unlock",
+ "location": {
+ "column": "9",
+ "line": "1549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DATA_EEPROMEx_Unlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75709@macro@HAL_DATA_EEPROMEx_Lock",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DATA_EEPROMEx_Lock",
+ "location": {
+ "column": "9",
+ "line": "1550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DATA_EEPROMEx_Lock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75773@macro@HAL_DATA_EEPROMEx_Erase",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DATA_EEPROMEx_Erase",
+ "location": {
+ "column": "9",
+ "line": "1551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DATA_EEPROMEx_Erase",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@75838@macro@HAL_DATA_EEPROMEx_Program",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DATA_EEPROMEx_Program",
+ "location": {
+ "column": "9",
+ "line": "1552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_DATA_EEPROMEx_Program",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76038@macro@HAL_I2CEx_AnalogFilter_Config",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2CEx_AnalogFilter_Config",
+ "location": {
+ "column": "9",
+ "line": "1561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2CEx_AnalogFilter_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76114@macro@HAL_I2CEx_DigitalFilter_Config",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2CEx_DigitalFilter_Config",
+ "location": {
+ "column": "9",
+ "line": "1562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2CEx_DigitalFilter_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76191@macro@HAL_FMPI2CEx_AnalogFilter_Config",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2CEx_AnalogFilter_Config",
+ "location": {
+ "column": "9",
+ "line": "1563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2CEx_AnalogFilter_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76270@macro@HAL_FMPI2CEx_DigitalFilter_Config",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2CEx_DigitalFilter_Config",
+ "location": {
+ "column": "9",
+ "line": "1564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2CEx_DigitalFilter_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76352@macro@HAL_I2CFastModePlusConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2CFastModePlusConfig",
+ "location": {
+ "column": "9",
+ "line": "1566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2CFastModePlusConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76895@macro@HAL_I2C_Master_Sequential_Transmit_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Master_Sequential_Transmit_IT",
+ "location": {
+ "column": "9",
+ "line": "1570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Master_Sequential_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@76974@macro@HAL_I2C_Master_Sequential_Receive_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Master_Sequential_Receive_IT",
+ "location": {
+ "column": "9",
+ "line": "1571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Master_Sequential_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77052@macro@HAL_I2C_Slave_Sequential_Transmit_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Slave_Sequential_Transmit_IT",
+ "location": {
+ "column": "9",
+ "line": "1572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Slave_Sequential_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77130@macro@HAL_I2C_Slave_Sequential_Receive_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Slave_Sequential_Receive_IT",
+ "location": {
+ "column": "9",
+ "line": "1573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Slave_Sequential_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77574@macro@HAL_I2C_Master_Sequential_Transmit_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Master_Sequential_Transmit_DMA",
+ "location": {
+ "column": "9",
+ "line": "1576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Master_Sequential_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77654@macro@HAL_I2C_Master_Sequential_Receive_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Master_Sequential_Receive_DMA",
+ "location": {
+ "column": "9",
+ "line": "1577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Master_Sequential_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77733@macro@HAL_I2C_Slave_Sequential_Transmit_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Slave_Sequential_Transmit_DMA",
+ "location": {
+ "column": "9",
+ "line": "1578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Slave_Sequential_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@77812@macro@HAL_I2C_Slave_Sequential_Receive_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_I2C_Slave_Sequential_Receive_DMA",
+ "location": {
+ "column": "9",
+ "line": "1579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_I2C_Slave_Sequential_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78036@macro@HAL_FMPI2C_Master_Sequential_Transmit_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Master_Sequential_Transmit_IT",
+ "location": {
+ "column": "9",
+ "line": "1583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Master_Sequential_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78121@macro@HAL_FMPI2C_Master_Sequential_Receive_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Master_Sequential_Receive_IT",
+ "location": {
+ "column": "9",
+ "line": "1584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Master_Sequential_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78205@macro@HAL_FMPI2C_Slave_Sequential_Transmit_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Slave_Sequential_Transmit_IT",
+ "location": {
+ "column": "9",
+ "line": "1585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Slave_Sequential_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78289@macro@HAL_FMPI2C_Slave_Sequential_Receive_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Slave_Sequential_Receive_IT",
+ "location": {
+ "column": "9",
+ "line": "1586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Slave_Sequential_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78372@macro@HAL_FMPI2C_Master_Sequential_Transmit_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Master_Sequential_Transmit_DMA",
+ "location": {
+ "column": "9",
+ "line": "1587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Master_Sequential_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78458@macro@HAL_FMPI2C_Master_Sequential_Receive_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Master_Sequential_Receive_DMA",
+ "location": {
+ "column": "9",
+ "line": "1588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Master_Sequential_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78543@macro@HAL_FMPI2C_Slave_Sequential_Transmit_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Slave_Sequential_Transmit_DMA",
+ "location": {
+ "column": "9",
+ "line": "1589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Slave_Sequential_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@78628@macro@HAL_FMPI2C_Slave_Sequential_Receive_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FMPI2C_Slave_Sequential_Receive_DMA",
+ "location": {
+ "column": "9",
+ "line": "1590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_FMPI2C_Slave_Sequential_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79183@macro@HAL_PWR_PVDConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_PVDConfig",
+ "location": {
+ "column": "9",
+ "line": "1606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_PVDConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79256@macro@HAL_PWR_DisableBkUpReg",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_DisableBkUpReg",
+ "location": {
+ "column": "9",
+ "line": "1607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_DisableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79336@macro@HAL_PWR_DisableFlashPowerDown",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_DisableFlashPowerDown",
+ "location": {
+ "column": "9",
+ "line": "1608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_DisableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79423@macro@HAL_PWR_DisableVddio2Monitor",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_DisableVddio2Monitor",
+ "location": {
+ "column": "9",
+ "line": "1609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_DisableVddio2Monitor",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79509@macro@HAL_PWR_EnableBkUpReg",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_EnableBkUpReg",
+ "location": {
+ "column": "9",
+ "line": "1610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_EnableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79588@macro@HAL_PWR_EnableFlashPowerDown",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_EnableFlashPowerDown",
+ "location": {
+ "column": "9",
+ "line": "1611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_EnableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79674@macro@HAL_PWR_EnableVddio2Monitor",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_EnableVddio2Monitor",
+ "location": {
+ "column": "9",
+ "line": "1612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_EnableVddio2Monitor",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79759@macro@HAL_PWR_PVD_PVM_IRQHandler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_PVD_PVM_IRQHandler",
+ "location": {
+ "column": "9",
+ "line": "1613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_PVD_PVM_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79843@macro@HAL_PWR_PVDLevelConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_PVDLevelConfig",
+ "location": {
+ "column": "9",
+ "line": "1614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_PVDLevelConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@79916@macro@HAL_PWR_Vddio2Monitor_IRQHandler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_Vddio2Monitor_IRQHandler",
+ "location": {
+ "column": "9",
+ "line": "1615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_Vddio2Monitor_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80006@macro@HAL_PWR_Vddio2MonitorCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_Vddio2MonitorCallback",
+ "location": {
+ "column": "9",
+ "line": "1616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWR_Vddio2MonitorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80093@macro@HAL_PWREx_ActivateOverDrive",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWREx_ActivateOverDrive",
+ "location": {
+ "column": "9",
+ "line": "1617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWREx_ActivateOverDrive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80174@macro@HAL_PWREx_DeactivateOverDrive",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWREx_DeactivateOverDrive",
+ "location": {
+ "column": "9",
+ "line": "1618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWREx_DeactivateOverDrive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80256@macro@HAL_PWREx_DisableSDADCAnalog",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWREx_DisableSDADCAnalog",
+ "location": {
+ "column": "9",
+ "line": "1619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWREx_DisableSDADCAnalog",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80334@macro@HAL_PWREx_EnableSDADCAnalog",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWREx_EnableSDADCAnalog",
+ "location": {
+ "column": "9",
+ "line": "1620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWREx_EnableSDADCAnalog",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80411@macro@HAL_PWREx_PVMConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWREx_PVMConfig",
+ "location": {
+ "column": "9",
+ "line": "1621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PWREx_PVMConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80488@macro@PWR_MODE_NORMAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_NORMAL",
+ "location": {
+ "column": "9",
+ "line": "1623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_NORMAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80563@macro@PWR_MODE_IT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_IT_RISING",
+ "location": {
+ "column": "9",
+ "line": "1624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_IT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80641@macro@PWR_MODE_IT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_IT_FALLING",
+ "location": {
+ "column": "9",
+ "line": "1625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_IT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80720@macro@PWR_MODE_IT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_IT_RISING_FALLING",
+ "location": {
+ "column": "9",
+ "line": "1626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_IT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80806@macro@PWR_MODE_EVENT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_EVENT_RISING",
+ "location": {
+ "column": "9",
+ "line": "1627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_EVENT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80887@macro@PWR_MODE_EVENT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_EVENT_FALLING",
+ "location": {
+ "column": "9",
+ "line": "1628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_EVENT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@80969@macro@PWR_MODE_EVENT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_EVENT_RISING_FALLING",
+ "location": {
+ "column": "9",
+ "line": "1629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_EVENT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81060@macro@CR_OFFSET_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_OFFSET_BB",
+ "location": {
+ "column": "9",
+ "line": "1631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_OFFSET_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81132@macro@CSR_OFFSET_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_OFFSET_BB",
+ "location": {
+ "column": "9",
+ "line": "1632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_OFFSET_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81205@macro@PMODE_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PMODE_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PMODE_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81275@macro@CR_PMODE_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PMODE_BB",
+ "location": {
+ "column": "9",
+ "line": "1634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_PMODE_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81342@macro@DBP_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBP_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DBP_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81412@macro@PVDE_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVDE_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PVDE_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81483@macro@PMODE_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PMODE_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PMODE_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81555@macro@EWUP_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EWUP_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "EWUP_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81626@macro@FPDS_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPDS_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "FPDS_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81697@macro@ODEN_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ODEN_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ODEN_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81768@macro@ODSWEN_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ODSWEN_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ODSWEN_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81841@macro@MRLVDS_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MRLVDS_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MRLVDS_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81914@macro@LPLVDS_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPLVDS_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LPLVDS_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@81987@macro@BRE_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BRE_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BRE_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82059@macro@PWR_MODE_EVT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MODE_EVT",
+ "location": {
+ "column": "9",
+ "line": "1647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PWR_MODE_EVT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82271@macro@HAL_SMBUS_Slave_Listen_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SMBUS_Slave_Listen_IT",
+ "location": {
+ "column": "9",
+ "line": "1656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SMBUS_Slave_Listen_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82341@macro@HAL_SMBUS_SlaveAddrCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SMBUS_SlaveAddrCallback",
+ "location": {
+ "column": "9",
+ "line": "1657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SMBUS_SlaveAddrCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82408@macro@HAL_SMBUS_SlaveListenCpltCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SMBUS_SlaveListenCpltCallback",
+ "location": {
+ "column": "9",
+ "line": "1658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SMBUS_SlaveListenCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82613@macro@HAL_SPI_FlushRxFifo",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SPI_FlushRxFifo",
+ "location": {
+ "column": "9",
+ "line": "1666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SPI_FlushRxFifo",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82811@macro@HAL_TIM_DMADelayPulseCplt",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIM_DMADelayPulseCplt",
+ "location": {
+ "column": "9",
+ "line": "1674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIM_DMADelayPulseCplt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82890@macro@HAL_TIM_DMAError",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIM_DMAError",
+ "location": {
+ "column": "9",
+ "line": "1675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIM_DMAError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@82960@macro@HAL_TIM_DMACaptureCplt",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIM_DMACaptureCplt",
+ "location": {
+ "column": "9",
+ "line": "1676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIM_DMACaptureCplt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83036@macro@HAL_TIMEx_DMACommutationCplt",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEx_DMACommutationCplt",
+ "location": {
+ "column": "9",
+ "line": "1677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIMEx_DMACommutationCplt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83320@macro@HAL_TIM_SlaveConfigSynchronization",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIM_SlaveConfigSynchronization",
+ "location": {
+ "column": "9",
+ "line": "1679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIM_SlaveConfigSynchronization",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83404@macro@HAL_TIM_SlaveConfigSynchronization_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIM_SlaveConfigSynchronization_IT",
+ "location": {
+ "column": "9",
+ "line": "1680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIM_SlaveConfigSynchronization_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83491@macro@HAL_TIMEx_CommutationCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEx_CommutationCallback",
+ "location": {
+ "column": "9",
+ "line": "1681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIMEx_CommutationCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83573@macro@HAL_TIMEx_ConfigCommutationEvent",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEx_ConfigCommutationEvent",
+ "location": {
+ "column": "9",
+ "line": "1682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIMEx_ConfigCommutationEvent",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83658@macro@HAL_TIMEx_ConfigCommutationEvent_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEx_ConfigCommutationEvent_IT",
+ "location": {
+ "column": "9",
+ "line": "1683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIMEx_ConfigCommutationEvent_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@83746@macro@HAL_TIMEx_ConfigCommutationEvent_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEx_ConfigCommutationEvent_DMA",
+ "location": {
+ "column": "9",
+ "line": "1684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_TIMEx_ConfigCommutationEvent_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84079@macro@HAL_UART_WakeupCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_WakeupCallback",
+ "location": {
+ "column": "9",
+ "line": "1693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_UART_WakeupCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84272@macro@HAL_LTDC_LineEvenCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_LTDC_LineEvenCallback",
+ "location": {
+ "column": "9",
+ "line": "1701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_LTDC_LineEvenCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84334@macro@HAL_LTDC_Relaod",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_LTDC_Relaod",
+ "location": {
+ "column": "9",
+ "line": "1702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_LTDC_Relaod",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84385@macro@HAL_LTDC_StructInitFromVideoConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_LTDC_StructInitFromVideoConfig",
+ "location": {
+ "column": "9",
+ "line": "1703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_LTDC_StructInitFromVideoConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84467@macro@HAL_LTDC_StructInitFromAdaptedCommandConfig",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_LTDC_StructInitFromAdaptedCommandConfig",
+ "location": {
+ "column": "9",
+ "line": "1704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_LTDC_StructInitFromAdaptedCommandConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84915@macro@AES_IT_CC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_IT_CC",
+ "location": {
+ "column": "9",
+ "line": "1723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_IT_CC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@84966@macro@AES_IT_ERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_IT_ERR",
+ "location": {
+ "column": "9",
+ "line": "1724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_IT_ERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85018@macro@AES_FLAG_CCF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "AES_FLAG_CCF",
+ "location": {
+ "column": "9",
+ "line": "1725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "AES_FLAG_CCF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85198@macro@__HAL_GET_BOOT_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GET_BOOT_MODE",
+ "location": {
+ "column": "9",
+ "line": "1733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_GET_BOOT_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85272@macro@__HAL_REMAPMEMORY_FLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_FLASH",
+ "location": {
+ "column": "9",
+ "line": "1734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_FLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85350@macro@__HAL_REMAPMEMORY_SYSTEMFLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_SYSTEMFLASH",
+ "location": {
+ "column": "9",
+ "line": "1735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_SYSTEMFLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85434@macro@__HAL_REMAPMEMORY_SRAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_SRAM",
+ "location": {
+ "column": "9",
+ "line": "1736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_SRAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85511@macro@__HAL_REMAPMEMORY_FMC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_FMC",
+ "location": {
+ "column": "9",
+ "line": "1737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_FMC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85587@macro@__HAL_REMAPMEMORY_FMC_SDRAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_FMC_SDRAM",
+ "location": {
+ "column": "9",
+ "line": "1738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_FMC_SDRAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85669@macro@__HAL_REMAPMEMORY_FSMC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_FSMC",
+ "location": {
+ "column": "9",
+ "line": "1739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_FSMC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85746@macro@__HAL_REMAPMEMORY_QUADSPI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_REMAPMEMORY_QUADSPI",
+ "location": {
+ "column": "9",
+ "line": "1740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_REMAPMEMORY_QUADSPI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85826@macro@__HAL_FMC_BANK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FMC_BANK",
+ "location": {
+ "column": "9",
+ "line": "1741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FMC_BANK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85895@macro@__HAL_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "1742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@85964@macro@__HAL_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "1743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86035@macro@__HAL_VREFINT_OUT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_VREFINT_OUT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_VREFINT_OUT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86114@macro@__HAL_VREFINT_OUT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_VREFINT_OUT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "1745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_VREFINT_OUT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86194@macro@__HAL_SYSCFG_SRAM2_WRP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SYSCFG_SRAM2_WRP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SYSCFG_SRAM2_WRP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86278@macro@SYSCFG_FLAG_VREF_READY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_FLAG_VREF_READY",
+ "location": {
+ "column": "9",
+ "line": "1748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SYSCFG_FLAG_VREF_READY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86351@macro@SYSCFG_FLAG_RC48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_FLAG_RC48",
+ "location": {
+ "column": "9",
+ "line": "1749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SYSCFG_FLAG_RC48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86413@macro@IS_SYSCFG_FASTMODEPLUS_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SYSCFG_FASTMODEPLUS_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_SYSCFG_FASTMODEPLUS_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86480@macro@UFB_MODE_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UFB_MODE_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "UFB_MODE_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86547@macro@CMP_PD_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CMP_PD_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "1752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CMP_PD_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86742@macro@__ADC_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86817@macro@__ADC_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "1763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86893@macro@__HAL_ADC_ENABLING_CONDITIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_ENABLING_CONDITIONS",
+ "location": {
+ "column": "9",
+ "line": "1764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_ENABLING_CONDITIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@86975@macro@__HAL_ADC_DISABLING_CONDITIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_DISABLING_CONDITIONS",
+ "location": {
+ "column": "9",
+ "line": "1765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_DISABLING_CONDITIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87058@macro@__HAL_ADC_IS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87130@macro@__ADC_IS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_IS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_IS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87202@macro@__HAL_ADC_IS_SOFTWARE_START_REGULAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_SOFTWARE_START_REGULAR",
+ "location": {
+ "column": "9",
+ "line": "1768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_SOFTWARE_START_REGULAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87290@macro@__HAL_ADC_IS_SOFTWARE_START_INJECTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_SOFTWARE_START_INJECTED",
+ "location": {
+ "column": "9",
+ "line": "1769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_SOFTWARE_START_INJECTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87379@macro@__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED",
+ "location": {
+ "column": "9",
+ "line": "1770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87480@macro@__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR",
+ "location": {
+ "column": "9",
+ "line": "1771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87572@macro@__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED",
+ "location": {
+ "column": "9",
+ "line": "1772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87665@macro@__HAL_ADC_IS_CONVERSION_ONGOING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_IS_CONVERSION_ONGOING",
+ "location": {
+ "column": "9",
+ "line": "1773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_IS_CONVERSION_ONGOING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87749@macro@__HAL_ADC_CLEAR_ERRORCODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CLEAR_ERRORCODE",
+ "location": {
+ "column": "9",
+ "line": "1774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CLEAR_ERRORCODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87829@macro@__HAL_ADC_GET_RESOLUTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_GET_RESOLUTION",
+ "location": {
+ "column": "9",
+ "line": "1776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_GET_RESOLUTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87906@macro@__HAL_ADC_JSQR_RK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_JSQR_RK",
+ "location": {
+ "column": "9",
+ "line": "1777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_JSQR_RK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@87976@macro@__HAL_ADC_CFGR_AWD1CH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_AWD1CH",
+ "location": {
+ "column": "9",
+ "line": "1778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_AWD1CH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88056@macro@__HAL_ADC_CFGR_AWD23CR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_AWD23CR",
+ "location": {
+ "column": "9",
+ "line": "1779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_AWD23CR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88131@macro@__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION",
+ "location": {
+ "column": "9",
+ "line": "1780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88221@macro@__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE",
+ "location": {
+ "column": "9",
+ "line": "1781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88309@macro@__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88398@macro@__HAL_ADC_CFGR_REG_DISCCONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_REG_DISCCONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_REG_DISCCONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88484@macro@__HAL_ADC_CFGR_DISCONTINUOUS_NUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_DISCONTINUOUS_NUM",
+ "location": {
+ "column": "9",
+ "line": "1784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_DISCONTINUOUS_NUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88569@macro@__HAL_ADC_CFGR_AUTOWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_AUTOWAIT",
+ "location": {
+ "column": "9",
+ "line": "1785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_AUTOWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88645@macro@__HAL_ADC_CFGR_CONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_CONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_CONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88723@macro@__HAL_ADC_CFGR_OVERRUN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_OVERRUN",
+ "location": {
+ "column": "9",
+ "line": "1787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_OVERRUN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88798@macro@__HAL_ADC_CFGR_DMACONTREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_DMACONTREQ",
+ "location": {
+ "column": "9",
+ "line": "1788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_DMACONTREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88876@macro@__HAL_ADC_CFGR_EXTSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR_EXTSEL",
+ "location": {
+ "column": "9",
+ "line": "1789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR_EXTSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@88954@macro@__HAL_ADC_JSQR_JEXTSEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_JSQR_JEXTSEL",
+ "location": {
+ "column": "9",
+ "line": "1790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_JSQR_JEXTSEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89033@macro@__HAL_ADC_OFR_CHANNEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_OFR_CHANNEL",
+ "location": {
+ "column": "9",
+ "line": "1791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_OFR_CHANNEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89107@macro@__HAL_ADC_DIFSEL_CHANNEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_DIFSEL_CHANNEL",
+ "location": {
+ "column": "9",
+ "line": "1792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_DIFSEL_CHANNEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89184@macro@__HAL_ADC_CALFACT_DIFF_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CALFACT_DIFF_SET",
+ "location": {
+ "column": "9",
+ "line": "1793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CALFACT_DIFF_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89263@macro@__HAL_ADC_CALFACT_DIFF_GET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CALFACT_DIFF_GET",
+ "location": {
+ "column": "9",
+ "line": "1794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CALFACT_DIFF_GET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89342@macro@__HAL_ADC_TRX_HIGHTHRESHOLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_TRX_HIGHTHRESHOLD",
+ "location": {
+ "column": "9",
+ "line": "1795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_TRX_HIGHTHRESHOLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89424@macro@__HAL_ADC_OFFSET_SHIFT_RESOLUTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_OFFSET_SHIFT_RESOLUTION",
+ "location": {
+ "column": "9",
+ "line": "1797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_OFFSET_SHIFT_RESOLUTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89510@macro@__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION",
+ "location": {
+ "column": "9",
+ "line": "1798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89603@macro@__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION",
+ "location": {
+ "column": "9",
+ "line": "1799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89697@macro@__HAL_ADC_COMMON_REGISTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_COMMON_REGISTER",
+ "location": {
+ "column": "9",
+ "line": "1800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_COMMON_REGISTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89775@macro@__HAL_ADC_COMMON_CCR_MULTI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_COMMON_CCR_MULTI",
+ "location": {
+ "column": "9",
+ "line": "1801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_COMMON_CCR_MULTI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89854@macro@__HAL_ADC_MULTIMODE_IS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_MULTIMODE_IS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_MULTIMODE_IS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@89936@macro@__ADC_MULTIMODE_IS_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_MULTIMODE_IS_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "1803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_MULTIMODE_IS_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90018@macro@__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER",
+ "location": {
+ "column": "9",
+ "line": "1804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90112@macro@__HAL_ADC_COMMON_ADC_OTHER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_COMMON_ADC_OTHER",
+ "location": {
+ "column": "9",
+ "line": "1805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_COMMON_ADC_OTHER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90191@macro@__HAL_ADC_MULTI_SLAVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_MULTI_SLAVE",
+ "location": {
+ "column": "9",
+ "line": "1806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_MULTI_SLAVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90267@macro@__HAL_ADC_SQR1_L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SQR1_L",
+ "location": {
+ "column": "9",
+ "line": "1808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SQR1_L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90342@macro@__HAL_ADC_JSQR_JL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_JSQR_JL",
+ "location": {
+ "column": "9",
+ "line": "1809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_JSQR_JL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90418@macro@__HAL_ADC_JSQR_RK_JL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_JSQR_RK_JL",
+ "location": {
+ "column": "9",
+ "line": "1810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_JSQR_RK_JL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90491@macro@__HAL_ADC_CR1_DISCONTINUOUS_NUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR1_DISCONTINUOUS_NUM",
+ "location": {
+ "column": "9",
+ "line": "1811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR1_DISCONTINUOUS_NUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90575@macro@__HAL_ADC_CR1_SCAN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR1_SCAN",
+ "location": {
+ "column": "9",
+ "line": "1812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR1_SCAN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90650@macro@__HAL_ADC_CONVCYCLES_MAX_RANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CONVCYCLES_MAX_RANGE",
+ "location": {
+ "column": "9",
+ "line": "1813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CONVCYCLES_MAX_RANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90733@macro@__HAL_ADC_CLOCK_PRESCALER_RANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CLOCK_PRESCALER_RANGE",
+ "location": {
+ "column": "9",
+ "line": "1814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CLOCK_PRESCALER_RANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90817@macro@__HAL_ADC_GET_CLOCK_PRESCALER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_GET_CLOCK_PRESCALER",
+ "location": {
+ "column": "9",
+ "line": "1815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_GET_CLOCK_PRESCALER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90901@macro@__HAL_ADC_SQR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SQR1",
+ "location": {
+ "column": "9",
+ "line": "1817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SQR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@90968@macro@__HAL_ADC_SMPR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SMPR1",
+ "location": {
+ "column": "9",
+ "line": "1818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SMPR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91036@macro@__HAL_ADC_SMPR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SMPR2",
+ "location": {
+ "column": "9",
+ "line": "1819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SMPR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91104@macro@__HAL_ADC_SQR3_RK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SQR3_RK",
+ "location": {
+ "column": "9",
+ "line": "1820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SQR3_RK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91174@macro@__HAL_ADC_SQR2_RK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SQR2_RK",
+ "location": {
+ "column": "9",
+ "line": "1821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SQR2_RK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91244@macro@__HAL_ADC_SQR1_RK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_SQR1_RK",
+ "location": {
+ "column": "9",
+ "line": "1822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_SQR1_RK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91314@macro@__HAL_ADC_CR2_CONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR2_CONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR2_CONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91391@macro@__HAL_ADC_CR1_DISCONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR1_DISCONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR1_DISCONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91471@macro@__HAL_ADC_CR1_SCANCONV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR1_SCANCONV",
+ "location": {
+ "column": "9",
+ "line": "1825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR1_SCANCONV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91546@macro@__HAL_ADC_CR2_EOCSelection",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR2_EOCSelection",
+ "location": {
+ "column": "9",
+ "line": "1826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR2_EOCSelection",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91625@macro@__HAL_ADC_CR2_DMAContReq",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CR2_DMAContReq",
+ "location": {
+ "column": "9",
+ "line": "1827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CR2_DMAContReq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91702@macro@__HAL_ADC_JSQR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_JSQR",
+ "location": {
+ "column": "9",
+ "line": "1828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_JSQR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91771@macro@__HAL_ADC_CHSELR_CHANNEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CHSELR_CHANNEL",
+ "location": {
+ "column": "9",
+ "line": "1830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CHSELR_CHANNEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91848@macro@__HAL_ADC_CFGR1_REG_DISCCONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_REG_DISCCONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_REG_DISCCONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@91935@macro@__HAL_ADC_CFGR1_AUTOOFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_AUTOOFF",
+ "location": {
+ "column": "9",
+ "line": "1832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_AUTOOFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92011@macro@__HAL_ADC_CFGR1_AUTOWAIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_AUTOWAIT",
+ "location": {
+ "column": "9",
+ "line": "1833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_AUTOWAIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92088@macro@__HAL_ADC_CFGR1_CONTINUOUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_CONTINUOUS",
+ "location": {
+ "column": "9",
+ "line": "1834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_CONTINUOUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92167@macro@__HAL_ADC_CFGR1_OVERRUN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_OVERRUN",
+ "location": {
+ "column": "9",
+ "line": "1835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_OVERRUN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92243@macro@__HAL_ADC_CFGR1_SCANDIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_SCANDIR",
+ "location": {
+ "column": "9",
+ "line": "1836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_SCANDIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92319@macro@__HAL_ADC_CFGR1_DMACONTREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ADC_CFGR1_DMACONTREQ",
+ "location": {
+ "column": "9",
+ "line": "1837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ADC_CFGR1_DMACONTREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92526@macro@__HAL_DHR12R1_ALIGNEMENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DHR12R1_ALIGNEMENT",
+ "location": {
+ "column": "9",
+ "line": "1846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_DHR12R1_ALIGNEMENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92605@macro@__HAL_DHR12R2_ALIGNEMENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DHR12R2_ALIGNEMENT",
+ "location": {
+ "column": "9",
+ "line": "1847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_DHR12R2_ALIGNEMENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92684@macro@__HAL_DHR12RD_ALIGNEMENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DHR12RD_ALIGNEMENT",
+ "location": {
+ "column": "9",
+ "line": "1848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_DHR12RD_ALIGNEMENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92763@macro@IS_DAC_GENERATE_WAVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DAC_GENERATE_WAVE",
+ "location": {
+ "column": "9",
+ "line": "1849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_DAC_GENERATE_WAVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@92966@macro@__HAL_FREEZE_TIM1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93025@macro@__HAL_UNFREEZE_TIM1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93088@macro@__HAL_FREEZE_TIM2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93147@macro@__HAL_UNFREEZE_TIM2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93210@macro@__HAL_FREEZE_TIM3_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM3_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM3_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93269@macro@__HAL_UNFREEZE_TIM3_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM3_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM3_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93332@macro@__HAL_FREEZE_TIM4_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM4_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM4_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93391@macro@__HAL_UNFREEZE_TIM4_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM4_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM4_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93454@macro@__HAL_FREEZE_TIM5_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM5_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM5_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93513@macro@__HAL_UNFREEZE_TIM5_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM5_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM5_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93576@macro@__HAL_FREEZE_TIM6_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM6_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM6_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93635@macro@__HAL_UNFREEZE_TIM6_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM6_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM6_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93698@macro@__HAL_FREEZE_TIM7_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM7_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM7_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93757@macro@__HAL_UNFREEZE_TIM7_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM7_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM7_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93820@macro@__HAL_FREEZE_TIM8_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM8_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM8_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93879@macro@__HAL_UNFREEZE_TIM8_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM8_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM8_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@93944@macro@__HAL_FREEZE_TIM9_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM9_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM9_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94003@macro@__HAL_UNFREEZE_TIM9_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM9_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM9_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94066@macro@__HAL_FREEZE_TIM10_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM10_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM10_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94127@macro@__HAL_UNFREEZE_TIM10_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM10_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM10_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94192@macro@__HAL_FREEZE_TIM11_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM11_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM11_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94253@macro@__HAL_UNFREEZE_TIM11_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM11_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM11_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94318@macro@__HAL_FREEZE_TIM12_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM12_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM12_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94379@macro@__HAL_UNFREEZE_TIM12_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM12_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM12_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94444@macro@__HAL_FREEZE_TIM13_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM13_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM13_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94505@macro@__HAL_UNFREEZE_TIM13_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM13_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM13_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94570@macro@__HAL_FREEZE_TIM14_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM14_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM14_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94631@macro@__HAL_UNFREEZE_TIM14_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM14_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM14_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94696@macro@__HAL_FREEZE_CAN2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_CAN2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_CAN2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94755@macro@__HAL_UNFREEZE_CAN2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_CAN2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_CAN2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94822@macro@__HAL_FREEZE_TIM15_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM15_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM15_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94883@macro@__HAL_UNFREEZE_TIM15_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM15_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM15_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@94948@macro@__HAL_FREEZE_TIM16_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM16_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM16_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95009@macro@__HAL_UNFREEZE_TIM16_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM16_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM16_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95074@macro@__HAL_FREEZE_TIM17_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_TIM17_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_TIM17_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95135@macro@__HAL_UNFREEZE_TIM17_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_TIM17_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_TIM17_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95200@macro@__HAL_FREEZE_RTC_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_RTC_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_RTC_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95257@macro@__HAL_UNFREEZE_RTC_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_RTC_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_RTC_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95595@macro@__HAL_FREEZE_WWDG_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_WWDG_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_WWDG_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95654@macro@__HAL_UNFREEZE_WWDG_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_WWDG_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_WWDG_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95717@macro@__HAL_FREEZE_IWDG_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_IWDG_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_IWDG_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95776@macro@__HAL_UNFREEZE_IWDG_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_IWDG_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_IWDG_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95861@macro@__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@95936@macro@__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96015@macro@__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96090@macro@__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96169@macro@__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96244@macro@__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96323@macro@__HAL_FREEZE_CAN1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_CAN1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_CAN1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96382@macro@__HAL_UNFREEZE_CAN1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_CAN1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_CAN1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96445@macro@__HAL_FREEZE_LPTIM1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_LPTIM1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_LPTIM1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96508@macro@__HAL_UNFREEZE_LPTIM1_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_LPTIM1_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_LPTIM1_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96575@macro@__HAL_FREEZE_LPTIM2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FREEZE_LPTIM2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_FREEZE_LPTIM2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@96638@macro@__HAL_UNFREEZE_LPTIM2_DBGMCU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNFREEZE_LPTIM2_DBGMCU",
+ "location": {
+ "column": "9",
+ "line": "1921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UNFREEZE_LPTIM2_DBGMCU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@114579@macro@__HAL_COMP_EXTI_RISING_IT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_RISING_IT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_RISING_IT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@114832@macro@__HAL_COMP_EXTI_RISING_IT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_RISING_IT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_RISING_IT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@115087@macro@__HAL_COMP_EXTI_FALLING_IT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_FALLING_IT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_FALLING_IT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@115342@macro@__HAL_COMP_EXTI_FALLING_IT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_FALLING_IT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_FALLING_IT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@115599@macro@__HAL_COMP_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "2080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@115834@macro@__HAL_COMP_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "2082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@116071@macro@__HAL_COMP_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "2084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@116300@macro@__HAL_COMP_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "2086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@116543@macro@__HAL_COMP_GET_EXTI_LINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_COMP_GET_EXTI_LINE",
+ "location": {
+ "column": "9",
+ "line": "2090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_COMP_GET_EXTI_LINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@117670@macro@IS_DAC_WAVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DAC_WAVE",
+ "location": {
+ "column": "9",
+ "line": "2118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_DAC_WAVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@117981@macro@IS_WRPAREA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_WRPAREA",
+ "location": {
+ "column": "9",
+ "line": "2130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_WRPAREA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118024@macro@IS_TYPEPROGRAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TYPEPROGRAM",
+ "location": {
+ "column": "9",
+ "line": "2131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TYPEPROGRAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118074@macro@IS_TYPEPROGRAMFLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TYPEPROGRAMFLASH",
+ "location": {
+ "column": "9",
+ "line": "2132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TYPEPROGRAMFLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118124@macro@IS_TYPEERASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TYPEERASE",
+ "location": {
+ "column": "9",
+ "line": "2133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TYPEERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118172@macro@IS_NBSECTORS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_NBSECTORS",
+ "location": {
+ "column": "9",
+ "line": "2134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_NBSECTORS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118220@macro@IS_OB_WDG_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_WDG_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "2135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_OB_WDG_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118397@macro@__HAL_I2C_RESET_CR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_RESET_CR2",
+ "location": {
+ "column": "9",
+ "line": "2145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_RESET_CR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118452@macro@__HAL_I2C_GENERATE_START",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_GENERATE_START",
+ "location": {
+ "column": "9",
+ "line": "2146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_GENERATE_START",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118596@macro@__HAL_I2C_FREQ_RANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_FREQ_RANGE",
+ "location": {
+ "column": "9",
+ "line": "2150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_FREQ_RANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118674@macro@__HAL_I2C_RISE_TIME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_RISE_TIME",
+ "location": {
+ "column": "9",
+ "line": "2152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_RISE_TIME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118729@macro@__HAL_I2C_SPEED_STANDARD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_SPEED_STANDARD",
+ "location": {
+ "column": "9",
+ "line": "2153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_SPEED_STANDARD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118789@macro@__HAL_I2C_SPEED_FAST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_SPEED_FAST",
+ "location": {
+ "column": "9",
+ "line": "2154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_SPEED_FAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118845@macro@__HAL_I2C_SPEED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_SPEED",
+ "location": {
+ "column": "9",
+ "line": "2155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_SPEED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118896@macro@__HAL_I2C_7BIT_ADD_WRITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_7BIT_ADD_WRITE",
+ "location": {
+ "column": "9",
+ "line": "2156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_7BIT_ADD_WRITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@118956@macro@__HAL_I2C_7BIT_ADD_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_7BIT_ADD_READ",
+ "location": {
+ "column": "9",
+ "line": "2157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_7BIT_ADD_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119015@macro@__HAL_I2C_10BIT_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_10BIT_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "2158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_10BIT_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119074@macro@__HAL_I2C_10BIT_HEADER_WRITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_10BIT_HEADER_WRITE",
+ "location": {
+ "column": "9",
+ "line": "2159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_10BIT_HEADER_WRITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119138@macro@__HAL_I2C_10BIT_HEADER_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_10BIT_HEADER_READ",
+ "location": {
+ "column": "9",
+ "line": "2160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_10BIT_HEADER_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119201@macro@__HAL_I2C_MEM_ADD_MSB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_MEM_ADD_MSB",
+ "location": {
+ "column": "9",
+ "line": "2161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_MEM_ADD_MSB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119258@macro@__HAL_I2C_MEM_ADD_LSB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_MEM_ADD_LSB",
+ "location": {
+ "column": "9",
+ "line": "2162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_MEM_ADD_LSB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119315@macro@__HAL_I2C_FREQRANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_I2C_FREQRANGE",
+ "location": {
+ "column": "9",
+ "line": "2163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_I2C_FREQRANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119498@macro@IS_I2S_INSTANCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2S_INSTANCE",
+ "location": {
+ "column": "9",
+ "line": "2172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_I2S_INSTANCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119559@macro@IS_I2S_INSTANCE_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_I2S_INSTANCE_EXT",
+ "location": {
+ "column": "9",
+ "line": "2173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_I2S_INSTANCE_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119853@macro@__IRDA_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IRDA_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__IRDA_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119913@macro@__IRDA_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IRDA_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__IRDA_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@119974@macro@__HAL_IRDA_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_IRDA_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "2190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_IRDA_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120035@macro@__HAL_IRDA_MASK_COMPUTATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_IRDA_MASK_COMPUTATION",
+ "location": {
+ "column": "9",
+ "line": "2191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_IRDA_MASK_COMPUTATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120098@macro@__IRDA_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IRDA_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "2192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__IRDA_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120159@macro@__IRDA_MASK_COMPUTATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IRDA_MASK_COMPUTATION",
+ "location": {
+ "column": "9",
+ "line": "2193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__IRDA_MASK_COMPUTATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120224@macro@IS_IRDA_ONEBIT_SAMPLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_IRDA_ONEBIT_SAMPLE",
+ "location": {
+ "column": "9",
+ "line": "2195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_IRDA_ONEBIT_SAMPLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120422@macro@__HAL_IWDG_ENABLE_WRITE_ACCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_IWDG_ENABLE_WRITE_ACCESS",
+ "location": {
+ "column": "9",
+ "line": "2206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_IWDG_ENABLE_WRITE_ACCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120488@macro@__HAL_IWDG_DISABLE_WRITE_ACCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_IWDG_DISABLE_WRITE_ACCESS",
+ "location": {
+ "column": "9",
+ "line": "2207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_IWDG_DISABLE_WRITE_ACCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120689@macro@__HAL_LPTIM_ENABLE_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LPTIM_ENABLE_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "2217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_LPTIM_ENABLE_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120752@macro@__HAL_LPTIM_DISABLE_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LPTIM_DISABLE_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "2218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_LPTIM_DISABLE_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@120816@macro@__HAL_LPTIM_GET_ITSTATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LPTIM_GET_ITSTATUS",
+ "location": {
+ "column": "9",
+ "line": "2219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_LPTIM_GET_ITSTATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121017@macro@__OPAMP_CSR_OPAXPD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_OPAXPD",
+ "location": {
+ "column": "9",
+ "line": "2229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_OPAXPD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121077@macro@__OPAMP_CSR_S3SELX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_S3SELX",
+ "location": {
+ "column": "9",
+ "line": "2230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_S3SELX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121137@macro@__OPAMP_CSR_S4SELX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_S4SELX",
+ "location": {
+ "column": "9",
+ "line": "2231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_S4SELX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121197@macro@__OPAMP_CSR_S5SELX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_S5SELX",
+ "location": {
+ "column": "9",
+ "line": "2232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_S5SELX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121257@macro@__OPAMP_CSR_S6SELX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_S6SELX",
+ "location": {
+ "column": "9",
+ "line": "2233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_S6SELX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121317@macro@__OPAMP_CSR_OPAXCAL_L",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_OPAXCAL_L",
+ "location": {
+ "column": "9",
+ "line": "2234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_OPAXCAL_L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121380@macro@__OPAMP_CSR_OPAXCAL_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_OPAXCAL_H",
+ "location": {
+ "column": "9",
+ "line": "2235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_OPAXCAL_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121443@macro@__OPAMP_CSR_OPAXLPM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_OPAXLPM",
+ "location": {
+ "column": "9",
+ "line": "2236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_OPAXLPM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121504@macro@__OPAMP_CSR_ALL_SWITCHES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_ALL_SWITCHES",
+ "location": {
+ "column": "9",
+ "line": "2237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_ALL_SWITCHES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121570@macro@__OPAMP_CSR_ANAWSELX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_ANAWSELX",
+ "location": {
+ "column": "9",
+ "line": "2238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_ANAWSELX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121632@macro@__OPAMP_CSR_OPAXCALOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CSR_OPAXCALOUT",
+ "location": {
+ "column": "9",
+ "line": "2239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CSR_OPAXCALOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121696@macro@__OPAMP_OFFSET_TRIM_BITSPOSITION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_OFFSET_TRIM_BITSPOSITION",
+ "location": {
+ "column": "9",
+ "line": "2240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_OFFSET_TRIM_BITSPOSITION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121770@macro@__OPAMP_OFFSET_TRIM_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_OFFSET_TRIM_SET",
+ "location": {
+ "column": "9",
+ "line": "2241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_OFFSET_TRIM_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@121965@macro@__HAL_PVD_EVENT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EVENT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EVENT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122064@macro@__HAL_PVD_EVENT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EVENT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EVENT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122162@macro@__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122268@macro@__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122373@macro@__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122478@macro@__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122582@macro@__HAL_PVM_EVENT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EVENT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EVENT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122676@macro@__HAL_PVM_EVENT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EVENT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EVENT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122769@macro@__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122877@macro@__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@122984@macro@__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123091@macro@__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123197@macro@__HAL_PWR_INTERNALWAKEUP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_INTERNALWAKEUP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_INTERNALWAKEUP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123299@macro@__HAL_PWR_INTERNALWAKEUP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_INTERNALWAKEUP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_INTERNALWAKEUP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123400@macro@__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123504@macro@__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123607@macro@__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "2267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123773@macro@__HAL_PWR_PVD_EXTI_EVENT_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_EVENT_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_EVENT_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123872@macro@__HAL_PWR_PVD_EXTI_EVENT_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_EVENT_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_EVENT_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@123970@macro@__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124076@macro@__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124181@macro@__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124286@macro@__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124390@macro@__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "2274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124495@macro@__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "2275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124599@macro@__HAL_PWR_PVM_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVM_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVM_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124778@macro@__HAL_PWR_PVM_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVM_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_PVM_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@124953@macro@__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125058@macro@__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125162@macro@__HAL_PWR_VDDIO2_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDIO2_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDIO2_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125252@macro@__HAL_PWR_VDDIO2_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDIO2_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDIO2_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125341@macro@__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "2282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125450@macro@__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "2283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125558@macro@__HAL_PWR_VDDUSB_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDUSB_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDUSB_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125648@macro@__HAL_PWR_VDDUSB_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VDDUSB_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PWR_VDDUSB_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125762@macro@__HAL_PVD_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "2288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125854@macro@__HAL_PVD_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "2289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@125947@macro@__HAL_PVD_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "2290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@126038@macro@__HAL_PVD_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "2291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@126131@macro@__HAL_PVD_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PVD_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "2292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_PVD_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@126852@macro@RCC_StopWakeUpClock_MSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_StopWakeUpClock_MSI",
+ "location": {
+ "column": "9",
+ "line": "2309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_StopWakeUpClock_MSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@126914@macro@RCC_StopWakeUpClock_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_StopWakeUpClock_HSI",
+ "location": {
+ "column": "9",
+ "line": "2310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_StopWakeUpClock_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@126978@macro@HAL_RCC_CCSCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_RCC_CCSCallback",
+ "location": {
+ "column": "9",
+ "line": "2312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_RCC_CCSCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127027@macro@HAL_RC48_EnableBuffer_Cmd",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_RC48_EnableBuffer_Cmd",
+ "location": {
+ "column": "9",
+ "line": "2313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_RC48_EnableBuffer_Cmd",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127200@macro@__ADC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127262@macro@__ADC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127323@macro@__ADC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127391@macro@__ADC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127458@macro@__ADC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127520@macro@__ADC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127584@macro@__ADC1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127647@macro@__ADC1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127709@macro@__ADC1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127772@macro@__ADC1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127837@macro@__ADC1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127905@macro@__ADC1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@127974@macro@__ADC2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128037@macro@__ADC2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128099@macro@__ADC2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128154@macro@__ADC2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128213@macro@__ADC3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128268@macro@__ADC3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128321@macro@__ADC3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128376@macro@__ADC3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128435@macro@__AES_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128488@macro@__AES_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128539@macro@__AES_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128604@macro@__AES_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128667@macro@__AES_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128720@macro@__AES_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AES_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AES_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128777@macro@__CRYP_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128847@macro@__CRYP_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128915@macro@__CRYP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@128969@macro@__CRYP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129025@macro@__CRYP_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129086@macro@__CRYP_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRYP_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRYP_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129146@macro@__AFIO_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AFIO_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AFIO_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129201@macro@__AFIO_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AFIO_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AFIO_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129254@macro@__AFIO_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AFIO_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AFIO_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129309@macro@__AFIO_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AFIO_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AFIO_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129368@macro@__AHB_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129421@macro@__AHB_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129478@macro@__AHB1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129533@macro@__AHB1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129592@macro@__AHB2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129647@macro@__AHB2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129706@macro@__AHB3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129761@macro@__AHB3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AHB3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__AHB3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129820@macro@__APB1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__APB1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__APB1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129875@macro@__APB1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__APB1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__APB1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129934@macro@__APB2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__APB2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__APB2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@129989@macro@__APB2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__APB2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__APB2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130048@macro@__BKP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130101@macro@__BKP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130152@macro@__BKP_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKP_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKP_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130205@macro@__BKP_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKP_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKP_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130262@macro@__CAN1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130317@macro@__CAN1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130370@macro@__CAN1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130437@macro@__CAN1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130502@macro@__CAN1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130557@macro@__CAN1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130616@macro@__CAN_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130678@macro@__CAN_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130739@macro@__CAN_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130801@macro@__CAN_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130865@macro@__CAN2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130920@macro@__CAN2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@130973@macro@__CAN2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131028@macro@__CAN2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131087@macro@__CEC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131140@macro@__CEC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131191@macro@__COMP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131253@macro@__COMP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131314@macro@__COMP_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131376@macro@__COMP_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131440@macro@__COMP_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131507@macro@__COMP_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__COMP_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__COMP_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131575@macro@__CEC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131628@macro@__CEC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131685@macro@__CRC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131738@macro@__CRC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131789@macro@__CRC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131854@macro@__CRC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131917@macro@__CRC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@131970@macro@__CRC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132027@macro@__DAC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132080@macro@__DAC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132131@macro@__DAC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132184@macro@__DAC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132241@macro@__DAC1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132296@macro@__DAC1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132349@macro@__DAC1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132416@macro@__DAC1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132481@macro@__DAC1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132536@macro@__DAC1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132595@macro@__DBGMCU_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DBGMCU_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DBGMCU_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132656@macro@__DBGMCU_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DBGMCU_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DBGMCU_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132719@macro@__DBGMCU_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DBGMCU_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DBGMCU_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132781@macro@__DBGMCU_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DBGMCU_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DBGMCU_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132845@macro@__DFSDM_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132902@macro@__DFSDM_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@132957@macro@__DFSDM_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133026@macro@__DFSDM_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133093@macro@__DFSDM_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133150@macro@__DFSDM_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DFSDM_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DFSDM_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133211@macro@__DMA1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133266@macro@__DMA1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133319@macro@__DMA1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133386@macro@__DMA1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133451@macro@__DMA1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133506@macro@__DMA1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133565@macro@__DMA2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133620@macro@__DMA2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133673@macro@__DMA2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133740@macro@__DMA2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133805@macro@__DMA2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133860@macro@__DMA2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133919@macro@__ETHMAC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@133978@macro@__ETHMAC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134035@macro@__ETHMAC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134094@macro@__ETHMAC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134157@macro@__ETHMACRX_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACRX_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACRX_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134220@macro@__ETHMACRX_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACRX_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACRX_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134281@macro@__ETHMACTX_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACTX_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACTX_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134344@macro@__ETHMACTX_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACTX_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACTX_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134405@macro@__FIREWALL_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FIREWALL_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FIREWALL_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134468@macro@__FIREWALL_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FIREWALL_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FIREWALL_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134529@macro@__FLASH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134586@macro@__FLASH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134641@macro@__FLASH_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134710@macro@__FLASH_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134777@macro@__FLASH_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134834@macro@__FLASH_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLASH_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLASH_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134895@macro@__FLITF_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@134958@macro@__FLITF_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135020@macro@__FLITF_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135083@macro@__FLITF_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135148@macro@__FLITF_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135216@macro@__FLITF_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135285@macro@__FMC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135338@macro@__FMC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135389@macro@__FMC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135454@macro@__FMC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135517@macro@__FMC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135570@macro@__FMC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135627@macro@__FSMC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135682@macro@__FSMC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135735@macro@__GPIOA_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135792@macro@__GPIOA_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135847@macro@__GPIOA_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135916@macro@__GPIOA_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@135983@macro@__GPIOA_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136040@macro@__GPIOA_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136101@macro@__GPIOB_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136158@macro@__GPIOB_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136213@macro@__GPIOB_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136282@macro@__GPIOB_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136349@macro@__GPIOB_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136406@macro@__GPIOB_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136467@macro@__GPIOC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136524@macro@__GPIOC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136579@macro@__GPIOC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136648@macro@__GPIOC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136715@macro@__GPIOC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136772@macro@__GPIOC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136833@macro@__GPIOD_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136890@macro@__GPIOD_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@136945@macro@__GPIOD_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137014@macro@__GPIOD_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137081@macro@__GPIOD_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137138@macro@__GPIOD_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137199@macro@__GPIOE_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137256@macro@__GPIOE_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137311@macro@__GPIOE_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137380@macro@__GPIOE_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137447@macro@__GPIOE_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137504@macro@__GPIOE_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137565@macro@__GPIOF_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137622@macro@__GPIOF_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137677@macro@__GPIOF_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137746@macro@__GPIOF_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137813@macro@__GPIOF_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137870@macro@__GPIOF_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137931@macro@__GPIOG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@137988@macro@__GPIOG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138043@macro@__GPIOG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138112@macro@__GPIOG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138179@macro@__GPIOG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138236@macro@__GPIOG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138297@macro@__GPIOH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138354@macro@__GPIOH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138409@macro@__GPIOH_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138478@macro@__GPIOH_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138545@macro@__GPIOH_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138602@macro@__GPIOH_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138663@macro@__I2C1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138718@macro@__I2C1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138771@macro@__I2C1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138838@macro@__I2C1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138903@macro@__I2C1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@138958@macro@__I2C1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139017@macro@__I2C2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139072@macro@__I2C2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139125@macro@__I2C2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139192@macro@__I2C2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139257@macro@__I2C2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139312@macro@__I2C2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139371@macro@__I2C3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139426@macro@__I2C3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139479@macro@__I2C3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139546@macro@__I2C3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139611@macro@__I2C3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139666@macro@__I2C3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139725@macro@__LCD_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139778@macro@__LCD_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139829@macro@__LCD_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139894@macro@__LCD_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@139957@macro@__LCD_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140010@macro@__LCD_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LCD_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LCD_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140067@macro@__LPTIM1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140126@macro@__LPTIM1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140183@macro@__LPTIM1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140254@macro@__LPTIM1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140323@macro@__LPTIM1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140382@macro@__LPTIM1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140445@macro@__LPTIM2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140504@macro@__LPTIM2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140561@macro@__LPTIM2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140632@macro@__LPTIM2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140701@macro@__LPTIM2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140760@macro@__LPTIM2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPTIM2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPTIM2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140823@macro@__LPUART1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140884@macro@__LPUART1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@140943@macro@__LPUART1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141016@macro@__LPUART1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141087@macro@__LPUART1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141148@macro@__LPUART1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LPUART1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LPUART1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141213@macro@__OPAMP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141270@macro@__OPAMP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141325@macro@__OPAMP_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141394@macro@__OPAMP_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141461@macro@__OPAMP_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141518@macro@__OPAMP_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OPAMP_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OPAMP_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141579@macro@__OTGFS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141636@macro@__OTGFS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141691@macro@__OTGFS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141760@macro@__OTGFS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141827@macro@__OTGFS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141884@macro@__OTGFS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGFS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGFS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141945@macro@__PWR_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@141998@macro@__PWR_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142049@macro@__PWR_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142114@macro@__PWR_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142177@macro@__PWR_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142230@macro@__PWR_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142287@macro@__QSPI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142342@macro@__QSPI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142395@macro@__QSPI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142462@macro@__QSPI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142527@macro@__QSPI_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@142582@macro@__QSPI_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSPI_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__QSPI_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143562@macro@__RNG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143615@macro@__RNG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143666@macro@__RNG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143731@macro@__RNG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143794@macro@__RNG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143847@macro@__RNG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RNG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RNG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143904@macro@__SAI1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@143959@macro@__SAI1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144012@macro@__SAI1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144079@macro@__SAI1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144144@macro@__SAI1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144199@macro@__SAI1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144258@macro@__SAI2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144313@macro@__SAI2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144366@macro@__SAI2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144433@macro@__SAI2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144498@macro@__SAI2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144553@macro@__SAI2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SAI2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SAI2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144612@macro@__SDIO_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144667@macro@__SDIO_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144720@macro@__SDMMC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144777@macro@__SDMMC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144832@macro@__SDMMC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144901@macro@__SDMMC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@144968@macro@__SDMMC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145025@macro@__SDMMC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDMMC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDMMC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145086@macro@__SPI1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145141@macro@__SPI1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145194@macro@__SPI1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145261@macro@__SPI1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145326@macro@__SPI1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145381@macro@__SPI1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145440@macro@__SPI2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145495@macro@__SPI2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145548@macro@__SPI2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145615@macro@__SPI2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145680@macro@__SPI2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145735@macro@__SPI2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145794@macro@__SPI3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145849@macro@__SPI3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145902@macro@__SPI3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@145969@macro@__SPI3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146034@macro@__SPI3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146089@macro@__SPI3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146148@macro@__SRAM_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146203@macro@__SRAM_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146256@macro@__SRAM1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2635",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146325@macro@__SRAM1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146392@macro@__SRAM2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146461@macro@__SRAM2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146528@macro@__SWPMI1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146587@macro@__SWPMI1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146644@macro@__SWPMI1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146715@macro@__SWPMI1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146784@macro@__SWPMI1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146843@macro@__SWPMI1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SWPMI1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SWPMI1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146906@macro@__SYSCFG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@146965@macro@__SYSCFG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147022@macro@__SYSCFG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147093@macro@__SYSCFG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147162@macro@__SYSCFG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147221@macro@__SYSCFG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147284@macro@__TIM1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147339@macro@__TIM1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147392@macro@__TIM1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147459@macro@__TIM1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147524@macro@__TIM1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147579@macro@__TIM1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147638@macro@__TIM10_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147695@macro@__TIM10_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147750@macro@__TIM10_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147807@macro@__TIM10_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147868@macro@__TIM11_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2661",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147925@macro@__TIM11_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@147980@macro@__TIM11_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148037@macro@__TIM11_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148098@macro@__TIM12_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148155@macro@__TIM12_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148210@macro@__TIM12_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148267@macro@__TIM12_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148328@macro@__TIM13_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148385@macro@__TIM13_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148440@macro@__TIM13_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148497@macro@__TIM13_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148558@macro@__TIM14_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148615@macro@__TIM14_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148670@macro@__TIM14_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148727@macro@__TIM14_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148788@macro@__TIM15_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148845@macro@__TIM15_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148900@macro@__TIM15_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@148969@macro@__TIM15_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149036@macro@__TIM15_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149093@macro@__TIM15_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149154@macro@__TIM16_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149211@macro@__TIM16_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149266@macro@__TIM16_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149335@macro@__TIM16_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149402@macro@__TIM16_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149459@macro@__TIM16_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149520@macro@__TIM17_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149577@macro@__TIM17_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149632@macro@__TIM17_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149701@macro@__TIM17_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149768@macro@__TIM17_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149825@macro@__TIM17_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149886@macro@__TIM2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149941@macro@__TIM2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@149994@macro@__TIM2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150061@macro@__TIM2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150126@macro@__TIM2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150181@macro@__TIM2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150240@macro@__TIM3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150295@macro@__TIM3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150348@macro@__TIM3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150415@macro@__TIM3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150480@macro@__TIM3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150535@macro@__TIM3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150594@macro@__TIM4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2707",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150649@macro@__TIM4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150702@macro@__TIM4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150769@macro@__TIM4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150834@macro@__TIM4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150889@macro@__TIM4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@150948@macro@__TIM5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151003@macro@__TIM5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151056@macro@__TIM5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151123@macro@__TIM5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151188@macro@__TIM5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151243@macro@__TIM5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151302@macro@__TIM6_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151357@macro@__TIM6_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151410@macro@__TIM6_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151477@macro@__TIM6_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151542@macro@__TIM6_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151597@macro@__TIM6_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151656@macro@__TIM7_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151711@macro@__TIM7_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151764@macro@__TIM7_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151831@macro@__TIM7_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151896@macro@__TIM7_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@151951@macro@__TIM7_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152010@macro@__TIM8_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152065@macro@__TIM8_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152118@macro@__TIM8_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152185@macro@__TIM8_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152250@macro@__TIM8_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152305@macro@__TIM8_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152364@macro@__TIM9_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152419@macro@__TIM9_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152472@macro@__TIM9_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152527@macro@__TIM9_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152586@macro@__TSC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152639@macro@__TSC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152690@macro@__TSC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152755@macro@__TSC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152818@macro@__TSC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152871@macro@__TSC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152928@macro@__UART4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@152985@macro@__UART4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153040@macro@__UART4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153109@macro@__UART4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153176@macro@__UART4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153233@macro@__UART4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153294@macro@__UART5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153351@macro@__UART5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153406@macro@__UART5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153475@macro@__UART5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153542@macro@__UART5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2757",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153599@macro@__UART5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2758",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153660@macro@__USART1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153719@macro@__USART1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153776@macro@__USART1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153847@macro@__USART1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153916@macro@__USART1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@153975@macro@__USART1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154038@macro@__USART2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154097@macro@__USART2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154154@macro@__USART2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154225@macro@__USART2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154294@macro@__USART2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154353@macro@__USART2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154416@macro@__USART3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154475@macro@__USART3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154532@macro@__USART3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154603@macro@__USART3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154672@macro@__USART3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154731@macro@__USART3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154794@macro@__USART4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154859@macro@__USART4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154923@macro@__USART4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@154993@macro@__USART4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155064@macro@__USART4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155129@macro@__USART4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155196@macro@__USART5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155261@macro@__USART5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155325@macro@__USART5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155395@macro@__USART5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155466@macro@__USART5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155531@macro@__USART5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2788",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155598@macro@__USART7_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART7_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART7_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155663@macro@__USART7_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART7_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART7_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155727@macro@__USART7_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART7_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2791",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART7_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155792@macro@__USART7_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART7_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART7_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155859@macro@__USART8_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART8_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART8_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155924@macro@__USART8_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART8_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART8_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@155988@macro@__USART8_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART8_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART8_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156053@macro@__USART8_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART8_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART8_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156120@macro@__USB_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156181@macro@__USB_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156241@macro@__USB_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156302@macro@__USB_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156368@macro@__USB_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156435@macro@__USB_OTG_FS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156502@macro@__USB_OTG_FS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@156567@macro@__USB_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157262@macro@__WWDG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157317@macro@__WWDG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157370@macro@__WWDG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157437@macro@__WWDG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157502@macro@__WWDG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157557@macro@__WWDG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157618@macro@__TIM21_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157675@macro@__TIM21_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157734@macro@__TIM21_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157793@macro@__TIM21_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157855@macro@__TIM21_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157924@macro@__TIM21_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM21_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM21_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@157995@macro@__TIM22_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158052@macro@__TIM22_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158111@macro@__TIM22_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158170@macro@__TIM22_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158232@macro@__TIM22_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158301@macro@__TIM22_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM22_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM22_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158372@macro@__CRS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158425@macro@__CRS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158476@macro@__CRS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158541@macro@__CRS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158604@macro@__CRS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158657@macro@__CRS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158714@macro@__RCC_BACKUPRESET_FORCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RCC_BACKUPRESET_FORCE",
+ "location": {
+ "column": "9",
+ "line": "2845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RCC_BACKUPRESET_FORCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158775@macro@__RCC_BACKUPRESET_RELEASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RCC_BACKUPRESET_RELEASE",
+ "location": {
+ "column": "9",
+ "line": "2846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RCC_BACKUPRESET_RELEASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158842@macro@__USB_OTG_FS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158910@macro@__USB_OTG_FS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@158982@macro@__USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2850",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159060@macro@__USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2851",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159140@macro@__USB_OTG_HS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_HS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_HS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159208@macro@__USB_OTG_HS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_HS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_HS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159282@macro@__USB_OTG_HS_ULPI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_HS_ULPI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_HS_ULPI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159358@macro@__USB_OTG_HS_ULPI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_OTG_HS_ULPI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_OTG_HS_ULPI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159436@macro@__TIM9_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159510@macro@__TIM9_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM9_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2857",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM9_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159578@macro@__TIM10_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159646@macro@__TIM10_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM10_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM10_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159716@macro@__TIM11_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159784@macro@__TIM11_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM11_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM11_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159854@macro@__ETHMACPTP_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACPTP_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACPTP_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@159930@macro@__ETHMACPTP_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACPTP_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACPTP_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160008@macro@__ETHMACPTP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACPTP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACPTP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160080@macro@__ETHMACPTP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACPTP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACPTP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160154@macro@__HASH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160216@macro@__HASH_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160280@macro@__HASH_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160348@macro@__HASH_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160422@macro@__HASH_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160490@macro@__HASH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HASH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HASH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160556@macro@__SPI5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2872",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160618@macro@__SPI5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160686@macro@__SPI5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160750@macro@__SPI5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160818@macro@__SPI5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160892@macro@__SPI5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@160960@macro@__SPI6_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161022@macro@__SPI6_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161086@macro@__SPI6_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161150@macro@__SPI6_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161217@macro@__SPI6_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161291@macro@__SPI6_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI6_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI6_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161359@macro@__LTDC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LTDC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LTDC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161421@macro@__LTDC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LTDC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LTDC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161485@macro@__LTDC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LTDC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2886",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LTDC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161549@macro@__LTDC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LTDC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LTDC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161617@macro@__LTDC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LTDC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__LTDC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161691@macro@__ETHMAC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161761@macro@__ETHMAC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMAC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMAC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161833@macro@__ETHMACTX_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACTX_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2891",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACTX_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161907@macro@__ETHMACTX_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACTX_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACTX_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@161983@macro@__ETHMACRX_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACRX_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACRX_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162057@macro@__ETHMACRX_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETHMACRX_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETHMACRX_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162133@macro@__TIM12_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162201@macro@__TIM12_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162271@macro@__TIM13_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2897",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162339@macro@__TIM13_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162409@macro@__TIM14_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162477@macro@__TIM14_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2900",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162547@macro@__BKPSRAM_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKPSRAM_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2901",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKPSRAM_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162615@macro@__BKPSRAM_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKPSRAM_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKPSRAM_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162685@macro@__BKPSRAM_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKPSRAM_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2903",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKPSRAM_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162757@macro@__BKPSRAM_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKPSRAM_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2904",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__BKPSRAM_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162831@macro@__CCMDATARAMEN_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CCMDATARAMEN_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CCMDATARAMEN_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162901@macro@__CCMDATARAMEN_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CCMDATARAMEN_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2906",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CCMDATARAMEN_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@162973@macro@__USART6_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2907",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163039@macro@__USART6_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2908",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163107@macro@__USART6_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2909",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163173@macro@__USART6_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163243@macro@__USART6_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2911",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163313@macro@__USART6_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART6_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2912",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART6_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163385@macro@__SPI4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163447@macro@__SPI4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163511@macro@__SPI4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163575@macro@__SPI4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163641@macro@__SPI4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163708@macro@__SPI4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163776@macro@__GPIOI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163840@macro@__GPIOI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163906@macro@__GPIOI_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@163972@macro@__GPIOI_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164042@macro@__GPIOI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164110@macro@__GPIOI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164180@macro@__GPIOJ_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164244@macro@__GPIOJ_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164310@macro@__GPIOJ_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164375@macro@__GPIOJ_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164445@macro@__GPIOJ_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164513@macro@__GPIOJ_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOJ_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOJ_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164583@macro@__GPIOK_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOK_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOK_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164647@macro@__GPIOK_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOK_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOK_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164713@macro@__GPIOK_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOK_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOK_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164783@macro@__GPIOK_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOK_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOK_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164851@macro@__GPIOK_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOK_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOK_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164921@macro@__ETH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@164981@macro@__ETH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ETH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ETH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165043@macro@__DCMI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165105@macro@__DCMI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165169@macro@__DCMI_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2940",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165233@macro@__DCMI_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165301@macro@__DCMI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165368@macro@__DCMI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DCMI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DCMI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165436@macro@__UART7_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165500@macro@__UART7_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165566@macro@__UART7_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165633@macro@__UART7_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165696@macro@__UART7_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165764@macro@__UART7_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART7_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART7_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165834@macro@__UART8_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2950",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165898@macro@__UART8_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@165964@macro@__UART8_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166030@macro@__UART8_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166100@macro@__UART8_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166168@macro@__UART8_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART8_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART8_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166238@macro@__OTGHS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2956",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166311@macro@__OTGHS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166386@macro@__OTGHS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166457@macro@__OTGHS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2959",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166532@macro@__OTGHSULPI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHSULPI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHSULPI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166614@macro@__OTGHSULPI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OTGHSULPI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__OTGHSULPI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166698@macro@__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166779@macro@__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166862@macro@__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@166950@macro@__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2965",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167040@macro@__HAL_RCC_OTGHS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167119@macro@__HAL_RCC_OTGHS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167202@macro@__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167296@macro@__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167391@macro@__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167489@macro@__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167588@macro@__SRAM3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167661@macro@__CAN2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167733@macro@__CAN2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CAN2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2974",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CAN2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167806@macro@__DAC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167877@macro@__DAC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@167949@macro@__ADC2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2977",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168021@macro@__ADC2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168094@macro@__ADC3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168166@macro@__ADC3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2980",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168239@macro@__FSMC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168306@macro@__FSMC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168375@macro@__FSMC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168447@macro@__FSMC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FSMC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FSMC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168520@macro@__SDIO_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168587@macro@__SDIO_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2986",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168656@macro@__SDIO_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168729@macro@__SDIO_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDIO_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDIO_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168801@macro@__DMA2D_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2989",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168868@macro@__DMA2D_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@168936@macro@__DMA2D_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169004@macro@__DMA2D_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169074@macro@__DMA2D_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169147@macro@__DMA2D_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2D_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2D_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169265@macro@__HAL_RCC_OTGFS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGFS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGFS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169338@macro@__HAL_RCC_OTGFS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_OTGFS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_OTGFS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169415@macro@__ADC12_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3000",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169479@macro@__ADC12_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169544@macro@__ADC34_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169608@macro@__ADC34_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3003",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169673@macro@__DAC2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169736@macro@__DAC2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169800@macro@__TIM18_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169864@macro@__TIM18_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169929@macro@__TIM19_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@169993@macro@__TIM19_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170058@macro@__TIM20_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170122@macro@__TIM20_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170187@macro@__HRTIM1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3012",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170252@macro@__HRTIM1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170318@macro@__SDADC1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170383@macro@__SDADC2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3015",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170448@macro@__SDADC3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3016",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170513@macro@__SDADC1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170579@macro@__SDADC2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170645@macro@__SDADC3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170713@macro@__ADC12_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170778@macro@__ADC12_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170845@macro@__ADC34_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3023",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170910@macro@__ADC34_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@170977@macro@__DAC2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171041@macro@__DAC2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3026",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171107@macro@__TIM18_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171172@macro@__TIM18_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171239@macro@__TIM19_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3029",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171304@macro@__TIM19_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171371@macro@__TIM20_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171436@macro@__TIM20_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171503@macro@__HRTIM1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171569@macro@__HRTIM1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171637@macro@__SDADC1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171703@macro@__SDADC2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171769@macro@__SDADC3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171835@macro@__SDADC1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171903@macro@__SDADC2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@171971@macro@__SDADC3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172041@macro@__ADC1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172108@macro@__ADC1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172176@macro@__ADC12_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172244@macro@__ADC12_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC12_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC12_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172313@macro@__ADC34_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172381@macro@__ADC34_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ADC34_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__ADC34_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172450@macro@__CEC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3048",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172516@macro@__CEC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CEC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3049",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CEC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172583@macro@__CRC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172649@macro@__CRC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CRC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3051",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__CRC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172716@macro@__DAC1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172783@macro@__DAC1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172851@macro@__DAC2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172918@macro@__DAC2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DAC2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3055",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DAC2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@172986@macro@__DMA1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173053@macro@__DMA1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173121@macro@__DMA2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173188@macro@__DMA2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMA2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__DMA2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173256@macro@__FLITF_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173324@macro@__FLITF_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FLITF_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FLITF_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173393@macro@__FMC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3062",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173459@macro@__FMC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FMC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__FMC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173526@macro@__GPIOA_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173594@macro@__GPIOA_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOA_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOA_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173663@macro@__GPIOB_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173731@macro@__GPIOB_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOB_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOB_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173800@macro@__GPIOC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173868@macro@__GPIOC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@173937@macro@__GPIOD_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174005@macro@__GPIOD_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOD_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOD_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174074@macro@__GPIOE_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174142@macro@__GPIOE_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOE_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOE_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174211@macro@__GPIOF_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174279@macro@__GPIOF_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOF_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOF_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174348@macro@__GPIOG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174416@macro@__GPIOG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174485@macro@__GPIOH_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174553@macro@__GPIOH_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__GPIOH_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__GPIOH_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174622@macro@__HRTIM1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174691@macro@__HRTIM1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HRTIM1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HRTIM1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174761@macro@__I2C1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174828@macro@__I2C1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174896@macro@__I2C2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@174963@macro@__I2C2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175031@macro@__I2C3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175098@macro@__I2C3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I2C3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__I2C3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175166@macro@__PWR_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175232@macro@__PWR_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PWR_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__PWR_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175299@macro@__SYSCFG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175368@macro@__SYSCFG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSCFG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SYSCFG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175438@macro@__SPI1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175505@macro@__SPI1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175573@macro@__SPI2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175640@macro@__SPI2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175708@macro@__SPI3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175775@macro@__SPI3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175843@macro@__SPI4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175910@macro@__SPI4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SPI4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SPI4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@175978@macro@__SDADC1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176047@macro@__SDADC1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176117@macro@__SDADC2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176186@macro@__SDADC2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176256@macro@__SDADC3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176325@macro@__SDADC3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SDADC3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SDADC3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176395@macro@__SRAM_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176462@macro@__SRAM_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SRAM_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SRAM_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176530@macro@__TIM1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176597@macro@__TIM1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176665@macro@__TIM2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176732@macro@__TIM2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176800@macro@__TIM3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176867@macro@__TIM3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@176935@macro@__TIM4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177002@macro@__TIM4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177070@macro@__TIM5_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177137@macro@__TIM5_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM5_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM5_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177205@macro@__TIM6_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177272@macro@__TIM6_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM6_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM6_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177340@macro@__TIM7_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177407@macro@__TIM7_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM7_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM7_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177475@macro@__TIM8_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177542@macro@__TIM8_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM8_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM8_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177610@macro@__TIM12_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177678@macro@__TIM12_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM12_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM12_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177747@macro@__TIM13_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177815@macro@__TIM13_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM13_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM13_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177884@macro@__TIM14_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@177952@macro@__TIM14_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM14_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM14_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178021@macro@__TIM15_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178089@macro@__TIM15_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM15_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM15_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178158@macro@__TIM16_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178226@macro@__TIM16_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM16_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM16_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178295@macro@__TIM17_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178363@macro@__TIM17_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM17_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM17_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178432@macro@__TIM18_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178500@macro@__TIM18_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM18_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM18_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178569@macro@__TIM19_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178637@macro@__TIM19_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM19_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM19_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178706@macro@__TIM20_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178774@macro@__TIM20_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TIM20_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TIM20_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178843@macro@__TSC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178909@macro@__TSC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TSC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__TSC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@178976@macro@__UART4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179044@macro@__UART4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179113@macro@__UART5_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179181@macro@__UART5_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART5_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART5_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179250@macro@__USART1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179319@macro@__USART1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179389@macro@__USART2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179458@macro@__USART2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179528@macro@__USART3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179597@macro@__USART3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179667@macro@__USB_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179733@macro@__USB_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USB_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USB_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179800@macro@__WWDG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@179867@macro@__WWDG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WWDG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__WWDG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180437@macro@__HAL_RCC_SDMMC1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180508@macro@__HAL_RCC_SDMMC1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180581@macro@__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180657@macro@__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180734@macro@__HAL_RCC_SDMMC1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180804@macro@__HAL_RCC_SDMMC1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180875@macro@__HAL_RCC_SDMMC1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@180949@macro@__HAL_RCC_SDMMC1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181024@macro@Sdmmc1ClockSelection",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "Sdmmc1ClockSelection",
+ "location": {
+ "column": "9",
+ "line": "3177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "Sdmmc1ClockSelection",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181087@macro@RCC_PERIPHCLK_SDMMC1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_SDMMC1",
+ "location": {
+ "column": "9",
+ "line": "3178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PERIPHCLK_SDMMC1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181150@macro@RCC_SDMMC1CLKSOURCE_CLK48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SDMMC1CLKSOURCE_CLK48",
+ "location": {
+ "column": "9",
+ "line": "3179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_SDMMC1CLKSOURCE_CLK48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181217@macro@RCC_SDMMC1CLKSOURCE_SYSCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SDMMC1CLKSOURCE_SYSCLK",
+ "location": {
+ "column": "9",
+ "line": "3180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_SDMMC1CLKSOURCE_SYSCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181286@macro@__HAL_RCC_SDMMC1_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDMMC1_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "3181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_SDMMC1_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@181352@macro@__HAL_RCC_GET_SDMMC1_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_SDMMC1_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "3182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_GET_SDMMC1_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184479@macro@__HAL_RCC_I2SCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2SCLK",
+ "location": {
+ "column": "9",
+ "line": "3229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_I2SCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184537@macro@__HAL_RCC_I2SCLK_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2SCLK_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "3230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_I2SCLK_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184597@macro@__RCC_PLLSRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RCC_PLLSRC",
+ "location": {
+ "column": "9",
+ "line": "3232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RCC_PLLSRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184658@macro@IS_RCC_MSIRANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MSIRANGE",
+ "location": {
+ "column": "9",
+ "line": "3234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_MSIRANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184718@macro@IS_RCC_RTCCLK_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_RTCCLK_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "3235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_RTCCLK_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184775@macro@IS_RCC_SYSCLK_DIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_SYSCLK_DIV",
+ "location": {
+ "column": "9",
+ "line": "3236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_SYSCLK_DIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184824@macro@IS_RCC_HCLK_DIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_HCLK_DIV",
+ "location": {
+ "column": "9",
+ "line": "3237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_HCLK_DIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184873@macro@IS_RCC_PERIPHCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PERIPHCLK",
+ "location": {
+ "column": "9",
+ "line": "3238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_PERIPHCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184931@macro@RCC_IT_HSI14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_HSI14",
+ "location": {
+ "column": "9",
+ "line": "3240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_IT_HSI14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@184986@macro@RCC_IT_CSSLSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_CSSLSE",
+ "location": {
+ "column": "9",
+ "line": "3242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_IT_CSSLSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185037@macro@RCC_IT_CSSHSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_CSSHSE",
+ "location": {
+ "column": "9",
+ "line": "3243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_IT_CSSHSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185087@macro@RCC_PLLMUL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_3",
+ "location": {
+ "column": "9",
+ "line": "3245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185137@macro@RCC_PLLMUL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_4",
+ "location": {
+ "column": "9",
+ "line": "3246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185187@macro@RCC_PLLMUL_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_6",
+ "location": {
+ "column": "9",
+ "line": "3247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185237@macro@RCC_PLLMUL_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_8",
+ "location": {
+ "column": "9",
+ "line": "3248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185287@macro@RCC_PLLMUL_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_12",
+ "location": {
+ "column": "9",
+ "line": "3249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185338@macro@RCC_PLLMUL_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_16",
+ "location": {
+ "column": "9",
+ "line": "3250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185389@macro@RCC_PLLMUL_24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_24",
+ "location": {
+ "column": "9",
+ "line": "3251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185440@macro@RCC_PLLMUL_32",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_32",
+ "location": {
+ "column": "9",
+ "line": "3252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185491@macro@RCC_PLLMUL_48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLMUL_48",
+ "location": {
+ "column": "9",
+ "line": "3253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLMUL_48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185544@macro@RCC_PLLDIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLDIV_2",
+ "location": {
+ "column": "9",
+ "line": "3255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLDIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185594@macro@RCC_PLLDIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLDIV_3",
+ "location": {
+ "column": "9",
+ "line": "3256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLDIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185644@macro@RCC_PLLDIV_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLDIV_4",
+ "location": {
+ "column": "9",
+ "line": "3257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PLLDIV_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185696@macro@IS_RCC_MCOSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MCOSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_MCOSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185751@macro@__HAL_RCC_MCO_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_MCO_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "3260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_MCO_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185810@macro@RCC_MCO_NODIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_NODIV",
+ "location": {
+ "column": "9",
+ "line": "3261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_NODIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185860@macro@RCC_MCO_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV1",
+ "location": {
+ "column": "9",
+ "line": "3262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185910@macro@RCC_MCO_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV2",
+ "location": {
+ "column": "9",
+ "line": "3263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@185960@macro@RCC_MCO_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV4",
+ "location": {
+ "column": "9",
+ "line": "3264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186010@macro@RCC_MCO_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV8",
+ "location": {
+ "column": "9",
+ "line": "3265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186060@macro@RCC_MCO_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV16",
+ "location": {
+ "column": "9",
+ "line": "3266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186111@macro@RCC_MCO_DIV32",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV32",
+ "location": {
+ "column": "9",
+ "line": "3267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186162@macro@RCC_MCO_DIV64",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV64",
+ "location": {
+ "column": "9",
+ "line": "3268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186213@macro@RCC_MCO_DIV128",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO_DIV128",
+ "location": {
+ "column": "9",
+ "line": "3269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCO_DIV128",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186265@macro@RCC_MCOSOURCE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_NONE",
+ "location": {
+ "column": "9",
+ "line": "3270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186325@macro@RCC_MCOSOURCE_LSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_LSI",
+ "location": {
+ "column": "9",
+ "line": "3271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_LSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186381@macro@RCC_MCOSOURCE_LSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_LSE",
+ "location": {
+ "column": "9",
+ "line": "3272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_LSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186437@macro@RCC_MCOSOURCE_SYSCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_SYSCLK",
+ "location": {
+ "column": "9",
+ "line": "3273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_SYSCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186496@macro@RCC_MCOSOURCE_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_HSI",
+ "location": {
+ "column": "9",
+ "line": "3274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186552@macro@RCC_MCOSOURCE_HSI14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_HSI14",
+ "location": {
+ "column": "9",
+ "line": "3275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_HSI14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186610@macro@RCC_MCOSOURCE_HSI48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_HSI48",
+ "location": {
+ "column": "9",
+ "line": "3276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_HSI48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186668@macro@RCC_MCOSOURCE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_HSE",
+ "location": {
+ "column": "9",
+ "line": "3277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186724@macro@RCC_MCOSOURCE_PLLCLK_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_PLLCLK_DIV1",
+ "location": {
+ "column": "9",
+ "line": "3278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_PLLCLK_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186783@macro@RCC_MCOSOURCE_PLLCLK_NODIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_PLLCLK_NODIV",
+ "location": {
+ "column": "9",
+ "line": "3279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_PLLCLK_NODIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@186842@macro@RCC_MCOSOURCE_PLLCLK_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCOSOURCE_PLLCLK_DIV2",
+ "location": {
+ "column": "9",
+ "line": "3280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_MCOSOURCE_PLLCLK_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187096@macro@RCC_RTCCLKSOURCE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_NONE",
+ "location": {
+ "column": "9",
+ "line": "3285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187167@macro@RCC_USBCLK_PLLSAI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBCLK_PLLSAI1",
+ "location": {
+ "column": "9",
+ "line": "3288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBCLK_PLLSAI1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187229@macro@RCC_USBCLK_PLL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBCLK_PLL",
+ "location": {
+ "column": "9",
+ "line": "3289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBCLK_PLL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187287@macro@RCC_USBCLK_MSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBCLK_MSI",
+ "location": {
+ "column": "9",
+ "line": "3290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBCLK_MSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187345@macro@RCC_USBCLKSOURCE_PLLCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBCLKSOURCE_PLLCLK",
+ "location": {
+ "column": "9",
+ "line": "3291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBCLKSOURCE_PLLCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187403@macro@RCC_USBPLLCLK_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBPLLCLK_DIV1",
+ "location": {
+ "column": "9",
+ "line": "3292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBPLLCLK_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187461@macro@RCC_USBPLLCLK_DIV1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBPLLCLK_DIV1_5",
+ "location": {
+ "column": "9",
+ "line": "3293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBPLLCLK_DIV1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187526@macro@RCC_USBPLLCLK_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBPLLCLK_DIV2",
+ "location": {
+ "column": "9",
+ "line": "3294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBPLLCLK_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187589@macro@RCC_USBPLLCLK_DIV3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_USBPLLCLK_DIV3",
+ "location": {
+ "column": "9",
+ "line": "3295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_USBPLLCLK_DIV3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187654@macro@HSION_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSION_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HSION_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187707@macro@HSION_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSION_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HSION_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187760@macro@HSEON_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSEON_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HSEON_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187813@macro@HSEON_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSEON_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HSEON_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187866@macro@MSION_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MSION_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "MSION_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187919@macro@CSSON_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSSON_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSSON_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@187972@macro@CSSON_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSSON_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSSON_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188025@macro@PLLON_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLLON_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PLLON_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188078@macro@PLLON_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLLON_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PLLON_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188131@macro@PLLI2SON_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLLI2SON_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PLLI2SON_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188187@macro@I2SSRC_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "I2SSRC_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "I2SSRC_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188241@macro@RTCEN_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTCEN_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTCEN_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188294@macro@RTCEN_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTCEN_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTCEN_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188347@macro@BDRST_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BDRST_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BDRST_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188400@macro@BDRST_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BDRST_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BDRST_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188453@macro@RTCRST_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RTCRST_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RTCRST_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188507@macro@LSION_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSION_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSION_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188560@macro@LSION_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSION_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSION_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188613@macro@LSEON_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSEON_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSEON_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188666@macro@LSEON_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSEON_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSEON_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188719@macro@LSEBYP_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSEBYP_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSEBYP_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188773@macro@PLLSAION_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLLSAION_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "PLLSAION_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188829@macro@TIMPRE_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIMPRE_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIMPRE_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188883@macro@RMVF_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RMVF_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RMVF_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188935@macro@RMVF_BITNUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RMVF_BITNUMBER",
+ "location": {
+ "column": "9",
+ "line": "3321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RMVF_BITNUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@188987@macro@RCC_CR2_HSI14TRIM_BitNumber",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR2_HSI14TRIM_BitNumber",
+ "location": {
+ "column": "9",
+ "line": "3322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CR2_HSI14TRIM_BitNumber",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189049@macro@CR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "3323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189102@macro@CIR_BYTE1_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CIR_BYTE1_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "3324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CIR_BYTE1_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189156@macro@CIR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CIR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "3325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CIR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189210@macro@BDCR_BYTE0_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BDCR_BYTE0_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "3326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BDCR_BYTE0_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189265@macro@DBP_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBP_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "3327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DBP_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189319@macro@LSE_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSE_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "3328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "LSE_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189375@macro@CR_HSION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_HSION_BB",
+ "location": {
+ "column": "9",
+ "line": "3330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_HSION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189423@macro@CR_CSSON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_CSSON_BB",
+ "location": {
+ "column": "9",
+ "line": "3331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_CSSON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189471@macro@CR_PLLON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PLLON_BB",
+ "location": {
+ "column": "9",
+ "line": "3332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_PLLON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189519@macro@CR_PLLI2SON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PLLI2SON_BB",
+ "location": {
+ "column": "9",
+ "line": "3333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_PLLI2SON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189570@macro@CR_MSION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_MSION_BB",
+ "location": {
+ "column": "9",
+ "line": "3334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_MSION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189618@macro@CSR_LSION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_LSION_BB",
+ "location": {
+ "column": "9",
+ "line": "3335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_LSION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189667@macro@CSR_LSEON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_LSEON_BB",
+ "location": {
+ "column": "9",
+ "line": "3336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_LSEON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189716@macro@CSR_LSEBYP_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_LSEBYP_BB",
+ "location": {
+ "column": "9",
+ "line": "3337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_LSEBYP_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189766@macro@CSR_RTCEN_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_RTCEN_BB",
+ "location": {
+ "column": "9",
+ "line": "3338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_RTCEN_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189815@macro@CSR_RTCRST_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_RTCRST_BB",
+ "location": {
+ "column": "9",
+ "line": "3339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_RTCRST_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189865@macro@CFGR_I2SSRC_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CFGR_I2SSRC_BB",
+ "location": {
+ "column": "9",
+ "line": "3340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CFGR_I2SSRC_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189916@macro@BDCR_RTCEN_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BDCR_RTCEN_BB",
+ "location": {
+ "column": "9",
+ "line": "3341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BDCR_RTCEN_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@189966@macro@BDCR_BDRST_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BDCR_BDRST_BB",
+ "location": {
+ "column": "9",
+ "line": "3342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "BDCR_BDRST_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190016@macro@CR_HSEON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_HSEON_BB",
+ "location": {
+ "column": "9",
+ "line": "3343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_HSEON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190064@macro@CSR_RMVF_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_RMVF_BB",
+ "location": {
+ "column": "9",
+ "line": "3344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CSR_RMVF_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190112@macro@CR_PLLSAION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PLLSAION_BB",
+ "location": {
+ "column": "9",
+ "line": "3345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "CR_PLLSAION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190163@macro@DCKCFGR_TIMPRE_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DCKCFGR_TIMPRE_BB",
+ "location": {
+ "column": "9",
+ "line": "3346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DCKCFGR_TIMPRE_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190219@macro@__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER",
+ "location": {
+ "column": "9",
+ "line": "3348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190312@macro@__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER",
+ "location": {
+ "column": "9",
+ "line": "3349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190406@macro@__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB",
+ "location": {
+ "column": "9",
+ "line": "3350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190496@macro@__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB",
+ "location": {
+ "column": "9",
+ "line": "3351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190587@macro@__HAL_RCC_CRS_CALCULATE_RELOADVALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRS_CALCULATE_RELOADVALUE",
+ "location": {
+ "column": "9",
+ "line": "3352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_CRS_CALCULATE_RELOADVALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190678@macro@__HAL_RCC_GET_IT_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_IT_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "3354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_GET_IT_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190750@macro@RCC_CRS_SYNCWARM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CRS_SYNCWARM",
+ "location": {
+ "column": "9",
+ "line": "3356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CRS_SYNCWARM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190799@macro@RCC_CRS_TRIMOV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CRS_TRIMOV",
+ "location": {
+ "column": "9",
+ "line": "3357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CRS_TRIMOV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190849@macro@RCC_PERIPHCLK_CK48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_CK48",
+ "location": {
+ "column": "9",
+ "line": "3359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PERIPHCLK_CK48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190911@macro@RCC_CK48CLKSOURCE_PLLQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CK48CLKSOURCE_PLLQ",
+ "location": {
+ "column": "9",
+ "line": "3360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CK48CLKSOURCE_PLLQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@190977@macro@RCC_CK48CLKSOURCE_PLLSAIP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CK48CLKSOURCE_PLLSAIP",
+ "location": {
+ "column": "9",
+ "line": "3361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CK48CLKSOURCE_PLLSAIP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191046@macro@RCC_CK48CLKSOURCE_PLLI2SQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CK48CLKSOURCE_PLLI2SQ",
+ "location": {
+ "column": "9",
+ "line": "3362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_CK48CLKSOURCE_PLLI2SQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191115@macro@IS_RCC_CK48CLKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_CK48CLKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_RCC_CK48CLKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191179@macro@RCC_SDIOCLKSOURCE_CK48",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SDIOCLKSOURCE_CK48",
+ "location": {
+ "column": "9",
+ "line": "3364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_SDIOCLKSOURCE_CK48",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191247@macro@__HAL_RCC_DFSDM_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191323@macro@__HAL_RCC_DFSDM_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191400@macro@__HAL_RCC_DFSDM_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191480@macro@__HAL_RCC_DFSDM_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191561@macro@__HAL_RCC_DFSDM_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191638@macro@__HAL_RCC_DFSDM_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "3371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191717@macro@__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191799@macro@__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191882@macro@__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@191968@macro@__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192055@macro@DfsdmClockSelection",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DfsdmClockSelection",
+ "location": {
+ "column": "9",
+ "line": "3376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "DfsdmClockSelection",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192113@macro@RCC_PERIPHCLK_DFSDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_DFSDM",
+ "location": {
+ "column": "9",
+ "line": "3377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_PERIPHCLK_DFSDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192171@macro@RCC_DFSDMCLKSOURCE_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDMCLKSOURCE_PCLK",
+ "location": {
+ "column": "9",
+ "line": "3378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDMCLKSOURCE_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192234@macro@RCC_DFSDMCLKSOURCE_SYSCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDMCLKSOURCE_SYSCLK",
+ "location": {
+ "column": "9",
+ "line": "3379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDMCLKSOURCE_SYSCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192298@macro@__HAL_RCC_DFSDM_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DFSDM_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "3380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_DFSDM_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192359@macro@__HAL_RCC_GET_DFSDM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_DFSDM_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "3381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RCC_GET_DFSDM_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192424@macro@RCC_DFSDM1CLKSOURCE_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM1CLKSOURCE_PCLK",
+ "location": {
+ "column": "9",
+ "line": "3382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM1CLKSOURCE_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192487@macro@RCC_SWPMI1CLKSOURCE_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SWPMI1CLKSOURCE_PCLK",
+ "location": {
+ "column": "9",
+ "line": "3383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_SWPMI1CLKSOURCE_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192550@macro@RCC_LPTIM1CLKSOURCE_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LPTIM1CLKSOURCE_PCLK",
+ "location": {
+ "column": "9",
+ "line": "3384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_LPTIM1CLKSOURCE_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192613@macro@RCC_LPTIM2CLKSOURCE_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LPTIM2CLKSOURCE_PCLK",
+ "location": {
+ "column": "9",
+ "line": "3385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_LPTIM2CLKSOURCE_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192678@macro@RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1",
+ "location": {
+ "column": "9",
+ "line": "3387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192753@macro@RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2",
+ "location": {
+ "column": "9",
+ "line": "3388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192828@macro@RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1",
+ "location": {
+ "column": "9",
+ "line": "3389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192903@macro@RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2",
+ "location": {
+ "column": "9",
+ "line": "3390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@192978@macro@RCC_DFSDM1CLKSOURCE_APB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM1CLKSOURCE_APB2",
+ "location": {
+ "column": "9",
+ "line": "3391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM1CLKSOURCE_APB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@193049@macro@RCC_DFSDM2CLKSOURCE_APB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DFSDM2CLKSOURCE_APB2",
+ "location": {
+ "column": "9",
+ "line": "3392",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_DFSDM2CLKSOURCE_APB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@193120@macro@RCC_FMPI2C1CLKSOURCE_APB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FMPI2C1CLKSOURCE_APB",
+ "location": {
+ "column": "9",
+ "line": "3393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "RCC_FMPI2C1CLKSOURCE_APB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@194180@macro@HAL_RNG_ReadyCallback",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_RNG_ReadyCallback",
+ "location": {
+ "column": "10",
+ "line": "3415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_RNG_ReadyCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@194628@macro@__HAL_RTC_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@194713@macro@__HAL_RTC_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@194790@macro@__HAL_RTC_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@195395@macro@__HAL_RTC_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@195786@macro@__HAL_RTC_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@196175@macro@__HAL_RTC_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@196566@macro@__HAL_RTC_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@196951@macro@__HAL_RTC_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RTC_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "3454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_RTC_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197390@macro@IS_ALARM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ALARM",
+ "location": {
+ "column": "9",
+ "line": "3459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_ALARM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197454@macro@IS_ALARM_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ALARM_MASK",
+ "location": {
+ "column": "9",
+ "line": "3460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_ALARM_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197523@macro@IS_TAMPER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER",
+ "location": {
+ "column": "9",
+ "line": "3461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197588@macro@IS_TAMPER_ERASE_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_ERASE_MODE",
+ "location": {
+ "column": "9",
+ "line": "3462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_ERASE_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197664@macro@IS_TAMPER_FILTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_FILTER",
+ "location": {
+ "column": "9",
+ "line": "3463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_FILTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197736@macro@IS_TAMPER_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "3464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197811@macro@IS_TAMPER_MASKFLAG_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_MASKFLAG_STATE",
+ "location": {
+ "column": "9",
+ "line": "3465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_MASKFLAG_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197891@macro@IS_TAMPER_PRECHARGE_DURATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_PRECHARGE_DURATION",
+ "location": {
+ "column": "9",
+ "line": "3466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_PRECHARGE_DURATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@197975@macro@IS_TAMPER_PULLUP_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_PULLUP_STATE",
+ "location": {
+ "column": "9",
+ "line": "3467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_PULLUP_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198053@macro@IS_TAMPER_SAMPLING_FREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_SAMPLING_FREQ",
+ "location": {
+ "column": "9",
+ "line": "3468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_SAMPLING_FREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198132@macro@IS_TAMPER_TIMESTAMPONTAMPER_DETECTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_TIMESTAMPONTAMPER_DETECTION",
+ "location": {
+ "column": "9",
+ "line": "3469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_TIMESTAMPONTAMPER_DETECTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198225@macro@IS_TAMPER_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TAMPER_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_TAMPER_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198298@macro@IS_WAKEUP_CLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_WAKEUP_CLOCK",
+ "location": {
+ "column": "9",
+ "line": "3471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_WAKEUP_CLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198369@macro@IS_WAKEUP_COUNTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_WAKEUP_COUNTER",
+ "location": {
+ "column": "9",
+ "line": "3472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_WAKEUP_COUNTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198444@macro@__RTC_WRITEPROTECTION_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RTC_WRITEPROTECTION_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RTC_WRITEPROTECTION_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198516@macro@__RTC_WRITEPROTECTION_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RTC_WRITEPROTECTION_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__RTC_WRITEPROTECTION_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198722@macro@SD_OCR_CID_CSD_OVERWRIETE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_OCR_CID_CSD_OVERWRIETE",
+ "location": {
+ "column": "9",
+ "line": "3485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_OCR_CID_CSD_OVERWRIETE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@198784@macro@SD_CMD_SD_APP_STAUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_CMD_SD_APP_STAUS",
+ "location": {
+ "column": "9",
+ "line": "3486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_CMD_SD_APP_STAUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199304@macro@SD_SDMMC_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_SDMMC_DISABLED",
+ "location": {
+ "column": "10",
+ "line": "3498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_SDMMC_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199358@macro@SD_SDMMC_FUNCTION_BUSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_SDMMC_FUNCTION_BUSY",
+ "location": {
+ "column": "10",
+ "line": "3499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_SDMMC_FUNCTION_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199417@macro@SD_SDMMC_FUNCTION_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_SDMMC_FUNCTION_FAILED",
+ "location": {
+ "column": "10",
+ "line": "3500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_SDMMC_FUNCTION_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199478@macro@SD_SDMMC_UNKNOWN_FUNCTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_SDMMC_UNKNOWN_FUNCTION",
+ "location": {
+ "column": "10",
+ "line": "3501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_SDMMC_UNKNOWN_FUNCTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199540@macro@SD_CMD_SDMMC_SEN_OP_COND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_CMD_SDMMC_SEN_OP_COND",
+ "location": {
+ "column": "10",
+ "line": "3502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_CMD_SDMMC_SEN_OP_COND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199601@macro@SD_CMD_SDMMC_RW_DIRECT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_CMD_SDMMC_RW_DIRECT",
+ "location": {
+ "column": "10",
+ "line": "3503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_CMD_SDMMC_RW_DIRECT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199660@macro@SD_CMD_SDMMC_RW_EXTENDED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_CMD_SDMMC_RW_EXTENDED",
+ "location": {
+ "column": "10",
+ "line": "3504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_CMD_SDMMC_RW_EXTENDED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199721@macro@__HAL_SD_SDMMC_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "3505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199779@macro@__HAL_SD_SDMMC_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_DISABLE",
+ "location": {
+ "column": "10",
+ "line": "3506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199838@macro@__HAL_SD_SDMMC_DMA_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_DMA_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "3507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_DMA_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199900@macro@__HAL_SD_SDMMC_DMA_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_DMA_DISABLE",
+ "location": {
+ "column": "10",
+ "line": "3508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_DMA_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@199962@macro@__HAL_SD_SDMMC_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_ENABLE_IT",
+ "location": {
+ "column": "10",
+ "line": "3509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200023@macro@__HAL_SD_SDMMC_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_DISABLE_IT",
+ "location": {
+ "column": "10",
+ "line": "3510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200085@macro@__HAL_SD_SDMMC_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_GET_FLAG",
+ "location": {
+ "column": "10",
+ "line": "3511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200145@macro@__HAL_SD_SDMMC_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_CLEAR_FLAG",
+ "location": {
+ "column": "10",
+ "line": "3512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200207@macro@__HAL_SD_SDMMC_GET_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_GET_IT",
+ "location": {
+ "column": "10",
+ "line": "3513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_GET_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200265@macro@__HAL_SD_SDMMC_CLEAR_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SD_SDMMC_CLEAR_IT",
+ "location": {
+ "column": "10",
+ "line": "3514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SD_SDMMC_CLEAR_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200325@macro@SDMMC_STATIC_FLAGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDMMC_STATIC_FLAGS",
+ "location": {
+ "column": "10",
+ "line": "3515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SDMMC_STATIC_FLAGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200380@macro@SDMMC_CMD0TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDMMC_CMD0TIMEOUT",
+ "location": {
+ "column": "10",
+ "line": "3516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SDMMC_CMD0TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200434@macro@SD_SDMMC_SEND_IF_COND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SD_SDMMC_SEND_IF_COND",
+ "location": {
+ "column": "10",
+ "line": "3517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SD_SDMMC_SEND_IF_COND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200511@macro@SDMMC1_IRQn",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDMMC1_IRQn",
+ "location": {
+ "column": "10",
+ "line": "3519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SDMMC1_IRQn",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@200558@macro@SDMMC1_IRQHandler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SDMMC1_IRQHandler",
+ "location": {
+ "column": "10",
+ "line": "3520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SDMMC1_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@202127@macro@HAL_SD_CardCIDTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SD_CardCIDTypedef",
+ "location": {
+ "column": "10",
+ "line": "3550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SD_CardCIDTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@202187@macro@HAL_SD_CardCSDTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SD_CardCSDTypedef",
+ "location": {
+ "column": "10",
+ "line": "3551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SD_CardCSDTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@202247@macro@HAL_SD_CardStatusTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SD_CardStatusTypedef",
+ "location": {
+ "column": "10",
+ "line": "3552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SD_CardStatusTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@202310@macro@HAL_SD_CardStateTypedef",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_SD_CardStateTypedef",
+ "location": {
+ "column": "10",
+ "line": "3553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_SD_CardStateTypedef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203432@macro@__SMARTCARD_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203499@macro@__SMARTCARD_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203567@macro@__SMARTCARD_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203631@macro@__SMARTCARD_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203696@macro@__SMARTCARD_DMA_REQUEST_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_DMA_REQUEST_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_DMA_REQUEST_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203772@macro@__SMARTCARD_DMA_REQUEST_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_DMA_REQUEST_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_DMA_REQUEST_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203851@macro@__HAL_SMARTCARD_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMARTCARD_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMARTCARD_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203917@macro@__SMARTCARD_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMARTCARD_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__SMARTCARD_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@203985@macro@IS_SMARTCARD_ONEBIT_SAMPLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SMARTCARD_ONEBIT_SAMPLING",
+ "location": {
+ "column": "9",
+ "line": "3585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_SMARTCARD_ONEBIT_SAMPLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204186@macro@__HAL_SMBUS_RESET_CR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_RESET_CR1",
+ "location": {
+ "column": "9",
+ "line": "3594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_RESET_CR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204243@macro@__HAL_SMBUS_RESET_CR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_RESET_CR2",
+ "location": {
+ "column": "9",
+ "line": "3595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_RESET_CR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204300@macro@__HAL_SMBUS_GENERATE_START",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GENERATE_START",
+ "location": {
+ "column": "9",
+ "line": "3596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GENERATE_START",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204362@macro@__HAL_SMBUS_GET_ADDR_MATCH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GET_ADDR_MATCH",
+ "location": {
+ "column": "9",
+ "line": "3597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GET_ADDR_MATCH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204424@macro@__HAL_SMBUS_GET_DIR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GET_DIR",
+ "location": {
+ "column": "9",
+ "line": "3598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GET_DIR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204479@macro@__HAL_SMBUS_GET_STOP_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GET_STOP_MODE",
+ "location": {
+ "column": "9",
+ "line": "3599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GET_STOP_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204540@macro@__HAL_SMBUS_GET_PEC_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GET_PEC_MODE",
+ "location": {
+ "column": "9",
+ "line": "3600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GET_PEC_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204600@macro@__HAL_SMBUS_GET_ALERT_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SMBUS_GET_ALERT_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SMBUS_GET_ALERT_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204793@macro@__HAL_SPI_1LINE_TX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SPI_1LINE_TX",
+ "location": {
+ "column": "9",
+ "line": "3610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SPI_1LINE_TX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204847@macro@__HAL_SPI_1LINE_RX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SPI_1LINE_RX",
+ "location": {
+ "column": "9",
+ "line": "3611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SPI_1LINE_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@204901@macro@__HAL_SPI_RESET_CRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SPI_RESET_CRC",
+ "location": {
+ "column": "9",
+ "line": "3612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_SPI_RESET_CRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205088@macro@__HAL_UART_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UART_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205149@macro@__HAL_UART_MASK_COMPUTATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_MASK_COMPUTATION",
+ "location": {
+ "column": "9",
+ "line": "3623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_UART_MASK_COMPUTATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205212@macro@__UART_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205273@macro@__UART_MASK_COMPUTATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UART_MASK_COMPUTATION",
+ "location": {
+ "column": "9",
+ "line": "3625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__UART_MASK_COMPUTATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205338@macro@IS_UART_WAKEUPMETHODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_WAKEUPMETHODE",
+ "location": {
+ "column": "9",
+ "line": "3627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_UART_WAKEUPMETHODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205402@macro@IS_UART_ONEBIT_SAMPLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_ONEBIT_SAMPLE",
+ "location": {
+ "column": "9",
+ "line": "3629",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_UART_ONEBIT_SAMPLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205466@macro@IS_UART_ONEBIT_SAMPLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_ONEBIT_SAMPLING",
+ "location": {
+ "column": "9",
+ "line": "3630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_UART_ONEBIT_SAMPLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205666@macro@__USART_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205729@macro@__USART_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205793@macro@__USART_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205853@macro@__USART_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205916@macro@__HAL_USART_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USART_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USART_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@205978@macro@__USART_GETCLOCKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USART_GETCLOCKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "3647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__USART_GETCLOCKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@206575@macro@USB_EXTI_LINE_WAKEUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_EXTI_LINE_WAKEUP",
+ "location": {
+ "column": "9",
+ "line": "3663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_EXTI_LINE_WAKEUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@206658@macro@USB_FS_EXTI_TRIGGER_RISING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_FS_EXTI_TRIGGER_RISING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_FS_EXTI_TRIGGER_RISING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@206753@macro@USB_FS_EXTI_TRIGGER_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_FS_EXTI_TRIGGER_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_FS_EXTI_TRIGGER_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@206849@macro@USB_FS_EXTI_TRIGGER_BOTH_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_FS_EXTI_TRIGGER_BOTH_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_FS_EXTI_TRIGGER_BOTH_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@206952@macro@USB_FS_EXTI_LINE_WAKEUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_FS_EXTI_LINE_WAKEUP",
+ "location": {
+ "column": "9",
+ "line": "3668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_FS_EXTI_LINE_WAKEUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207042@macro@USB_HS_EXTI_TRIGGER_RISING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_HS_EXTI_TRIGGER_RISING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_HS_EXTI_TRIGGER_RISING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207137@macro@USB_HS_EXTI_TRIGGER_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_HS_EXTI_TRIGGER_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_HS_EXTI_TRIGGER_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207233@macro@USB_HS_EXTI_TRIGGER_BOTH_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_HS_EXTI_TRIGGER_BOTH_EDGE",
+ "location": {
+ "column": "9",
+ "line": "3672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_HS_EXTI_TRIGGER_BOTH_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207336@macro@USB_HS_EXTI_LINE_WAKEUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USB_HS_EXTI_LINE_WAKEUP",
+ "location": {
+ "column": "9",
+ "line": "3673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "USB_HS_EXTI_LINE_WAKEUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207426@macro@__HAL_USB_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207518@macro@__HAL_USB_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207611@macro@__HAL_USB_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207702@macro@__HAL_USB_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207795@macro@__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207896@macro@__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@207998@macro@__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208109@macro@__HAL_USB_FS_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208208@macro@__HAL_USB_FS_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208308@macro@__HAL_USB_FS_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208406@macro@__HAL_USB_FS_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208506@macro@__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208614@macro@__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208723@macro@__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208839@macro@__HAL_USB_FS_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_FS_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "3690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_FS_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@208944@macro@__HAL_USB_HS_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209043@macro@__HAL_USB_HS_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209143@macro@__HAL_USB_HS_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209241@macro@__HAL_USB_HS_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209341@macro@__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209449@macro@__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209558@macro@__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209674@macro@__HAL_USB_HS_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_USB_HS_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "3699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_USB_HS_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209779@macro@HAL_PCD_ActiveRemoteWakeup",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PCD_ActiveRemoteWakeup",
+ "location": {
+ "column": "9",
+ "line": "3701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PCD_ActiveRemoteWakeup",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209868@macro@HAL_PCD_DeActiveRemoteWakeup",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PCD_DeActiveRemoteWakeup",
+ "location": {
+ "column": "9",
+ "line": "3702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PCD_DeActiveRemoteWakeup",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@209961@macro@HAL_PCD_SetTxFiFo",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PCD_SetTxFiFo",
+ "location": {
+ "column": "9",
+ "line": "3704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PCD_SetTxFiFo",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210041@macro@HAL_PCD_SetRxFiFo",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PCD_SetRxFiFo",
+ "location": {
+ "column": "9",
+ "line": "3705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_PCD_SetRxFiFo",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210247@macro@__HAL_TIM_SetICPrescalerValue",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetICPrescalerValue",
+ "location": {
+ "column": "9",
+ "line": "3713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetICPrescalerValue",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210313@macro@__HAL_TIM_ResetICPrescalerValue",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_ResetICPrescalerValue",
+ "location": {
+ "column": "9",
+ "line": "3714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_ResetICPrescalerValue",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210383@macro@TIM_GET_ITSTATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_GET_ITSTATUS",
+ "location": {
+ "column": "9",
+ "line": "3716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_GET_ITSTATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210448@macro@TIM_GET_CLEAR_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_GET_CLEAR_IT",
+ "location": {
+ "column": "9",
+ "line": "3717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_GET_CLEAR_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210510@macro@__HAL_TIM_GET_ITSTATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GET_ITSTATUS",
+ "location": {
+ "column": "9",
+ "line": "3719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GET_ITSTATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210577@macro@__HAL_TIM_DIRECTION_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_DIRECTION_STATUS",
+ "location": {
+ "column": "9",
+ "line": "3721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_DIRECTION_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210649@macro@__HAL_TIM_PRESCALER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_PRESCALER",
+ "location": {
+ "column": "9",
+ "line": "3722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_PRESCALER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210714@macro@__HAL_TIM_SetCounter",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetCounter",
+ "location": {
+ "column": "9",
+ "line": "3723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetCounter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210777@macro@__HAL_TIM_GetCounter",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GetCounter",
+ "location": {
+ "column": "9",
+ "line": "3724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GetCounter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210840@macro@__HAL_TIM_SetAutoreload",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetAutoreload",
+ "location": {
+ "column": "9",
+ "line": "3725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetAutoreload",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210906@macro@__HAL_TIM_GetAutoreload",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GetAutoreload",
+ "location": {
+ "column": "9",
+ "line": "3726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GetAutoreload",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@210972@macro@__HAL_TIM_SetClockDivision",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetClockDivision",
+ "location": {
+ "column": "9",
+ "line": "3727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetClockDivision",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211041@macro@__HAL_TIM_GetClockDivision",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GetClockDivision",
+ "location": {
+ "column": "9",
+ "line": "3728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GetClockDivision",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211110@macro@__HAL_TIM_SetICPrescaler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetICPrescaler",
+ "location": {
+ "column": "9",
+ "line": "3729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetICPrescaler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211177@macro@__HAL_TIM_GetICPrescaler",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GetICPrescaler",
+ "location": {
+ "column": "9",
+ "line": "3730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GetICPrescaler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211244@macro@__HAL_TIM_SetCompare",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_SetCompare",
+ "location": {
+ "column": "9",
+ "line": "3731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_SetCompare",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211307@macro@__HAL_TIM_GetCompare",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_TIM_GetCompare",
+ "location": {
+ "column": "9",
+ "line": "3732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_TIM_GetCompare",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211372@macro@TIM_BREAKINPUTSOURCE_DFSDM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TIM_BREAKINPUTSOURCE_DFSDM",
+ "location": {
+ "column": "9",
+ "line": "3734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "TIM_BREAKINPUTSOURCE_DFSDM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211565@macro@__HAL_ETH_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211649@macro@__HAL_ETH_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "3744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211734@macro@__HAL_ETH_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211817@macro@__HAL_ETH_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "3746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@211902@macro@__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212003@macro@__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212105@macro@__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "3749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212210@macro@ETH_PROMISCIOUSMODE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PROMISCIOUSMODE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_PROMISCIOUSMODE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212276@macro@ETH_PROMISCIOUSMODE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_PROMISCIOUSMODE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "3752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "ETH_PROMISCIOUSMODE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212343@macro@IS_ETH_PROMISCIOUS_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_ETH_PROMISCIOUS_MODE",
+ "location": {
+ "column": "9",
+ "line": "3753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_ETH_PROMISCIOUS_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212533@macro@__HAL_LTDC_LAYER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LTDC_LAYER",
+ "location": {
+ "column": "9",
+ "line": "3761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_LTDC_LAYER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212570@macro@__HAL_LTDC_RELOAD_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LTDC_RELOAD_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "3762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "__HAL_LTDC_RELOAD_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212766@macro@SAI_OUTPUTDRIVE_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_OUTPUTDRIVE_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_OUTPUTDRIVE_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212833@macro@SAI_OUTPUTDRIVE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_OUTPUTDRIVE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_OUTPUTDRIVE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212899@macro@SAI_MASTERDIVIDER_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_MASTERDIVIDER_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "3772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_MASTERDIVIDER_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@212967@macro@SAI_MASTERDIVIDER_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_MASTERDIVIDER_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "3773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_MASTERDIVIDER_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213036@macro@SAI_STREOMODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_STREOMODE",
+ "location": {
+ "column": "9",
+ "line": "3774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_STREOMODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213094@macro@SAI_FIFOStatus_Empty",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_Empty",
+ "location": {
+ "column": "9",
+ "line": "3775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_Empty",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213158@macro@SAI_FIFOStatus_Less1QuarterFull",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_Less1QuarterFull",
+ "location": {
+ "column": "9",
+ "line": "3776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_Less1QuarterFull",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213233@macro@SAI_FIFOStatus_1QuarterFull",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_1QuarterFull",
+ "location": {
+ "column": "9",
+ "line": "3777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_1QuarterFull",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213304@macro@SAI_FIFOStatus_HalfFull",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_HalfFull",
+ "location": {
+ "column": "9",
+ "line": "3778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_HalfFull",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213371@macro@SAI_FIFOStatus_3QuartersFull",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_3QuartersFull",
+ "location": {
+ "column": "9",
+ "line": "3779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_3QuartersFull",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213442@macro@SAI_FIFOStatus_Full",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_FIFOStatus_Full",
+ "location": {
+ "column": "9",
+ "line": "3780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_FIFOStatus_Full",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213505@macro@IS_SAI_BLOCK_MONO_STREO_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SAI_BLOCK_MONO_STREO_MODE",
+ "location": {
+ "column": "9",
+ "line": "3781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "IS_SAI_BLOCK_MONO_STREO_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213578@macro@SAI_SYNCHRONOUS_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_SYNCHRONOUS_EXT",
+ "location": {
+ "column": "9",
+ "line": "3782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_SYNCHRONOUS_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@213646@macro@SAI_SYNCEXT_IN_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SAI_SYNCEXT_IN_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "3783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "SAI_SYNCEXT_IN_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32_hal_legacy.h@215003@macro@HAL_QPSI_TIMEOUT_DEFAULT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_QPSI_TIMEOUT_DEFAULT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "3819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\Legacy\\stm32_hal_legacy.h"
+ },
+ "name": "HAL_QPSI_TIMEOUT_DEFAULT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@1745@macro@OS_CPU_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_H",
+ "location": {
+ "column": "10",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@1791@macro@OS_CPU_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_EXT",
+ "location": {
+ "column": "10",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@1819@macro@OS_CPU_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_EXT",
+ "location": {
+ "column": "10",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@4077@macro@OS_CPU_EXCEPT_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_EXCEPT_STK_SIZE",
+ "location": {
+ "column": "10",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_EXCEPT_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@4213@macro@OS_CPU_ARM_FP_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_ARM_FP_EN",
+ "location": {
+ "column": "10",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_ARM_FP_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@BOOLEAN",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned char",
+ "location": {
+ "column": "24",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "BOOLEAN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT8U",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned char",
+ "location": {
+ "column": "24",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT8U",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT8S",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "signed char",
+ "location": {
+ "column": "24",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT8S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT16U",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned short",
+ "location": {
+ "column": "24",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT16U",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT16S",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "short",
+ "location": {
+ "column": "24",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT16S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT32U",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "24",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT32U",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@INT32S",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "24",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "INT32S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@FP32",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "float",
+ "location": {
+ "column": "24",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "FP32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@FP64",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "double",
+ "location": {
+ "column": "24",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "FP64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@OS_STK",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "24",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_STK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@T@OS_CPU_SR",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "24",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@7705@macro@OS_CRITICAL_METHOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CRITICAL_METHOD",
+ "location": {
+ "column": "10",
+ "line": "160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CRITICAL_METHOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@7985@macro@OS_ENTER_CRITICAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ENTER_CRITICAL",
+ "location": {
+ "column": "10",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_ENTER_CRITICAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@8222@macro@OS_EXIT_CRITICAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EXIT_CRITICAL",
+ "location": {
+ "column": "10",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_EXIT_CRITICAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@8597@macro@OS_STK_GROWTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_STK_GROWTH",
+ "location": {
+ "column": "10",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_STK_GROWTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu.h@8706@macro@OS_TASK_SW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_SW",
+ "location": {
+ "column": "10",
+ "line": "179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_TASK_SW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OS_CPU_ExceptStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OS_CPU_ExceptStk",
+ "location": {
+ "column": "22",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_ExceptStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OS_CPU_ExceptStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OS_CPU_ExceptStk",
+ "location": {
+ "column": "22",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_ExceptStk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OS_CPU_ExceptStkBase",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OS_CPU_ExceptStkBase",
+ "location": {
+ "column": "22",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_ExceptStkBase",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@OS_CPU_ExceptStkBase",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OS_CPU_ExceptStkBase",
+ "location": {
+ "column": "22",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_ExceptStkBase",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SR_Save",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_CPU_SR OS_CPU_SR_Save(OS_CPU_SR)",
+ "location": {
+ "column": "12",
+ "line": "199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SR_Save",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SR_Restore",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SR_Restore(OS_CPU_SR)",
+ "location": {
+ "column": "12",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SR_Restore",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSCtxSw",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSCtxSw(void)",
+ "location": {
+ "column": "12",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OSCtxSw",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntCtxSw",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSIntCtxSw(void)",
+ "location": {
+ "column": "12",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OSIntCtxSw",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStartHighRdy",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSStartHighRdy(void)",
+ "location": {
+ "column": "12",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OSStartHighRdy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickInit(INT32U)",
+ "location": {
+ "column": "12",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickInit(INT32U)",
+ "location": {
+ "column": "12",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInitFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickInitFreq(INT32U)",
+ "location": {
+ "column": "12",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickInitFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInitFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickInitFreq(INT32U)",
+ "location": {
+ "column": "12",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickInitFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickHandler(void)",
+ "location": {
+ "column": "12",
+ "line": "211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_SysTickHandler(void)",
+ "location": {
+ "column": "12",
+ "line": "211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_SysTickHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_PendSVHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_PendSVHandler(void)",
+ "location": {
+ "column": "12",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_PendSVHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_FP_Reg_Push",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_FP_Reg_Push(OS_STK *)",
+ "location": {
+ "column": "12",
+ "line": "215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_FP_Reg_Push",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_FP_Reg_Pop",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_CPU_FP_Reg_Pop(OS_STK *)",
+ "location": {
+ "column": "12",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu.h"
+ },
+ "name": "OS_CPU_FP_Reg_Pop",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@1142@macro@OS_CORE_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CORE_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_CORE_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@1164@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSUnMapTbl",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSUnMapTbl",
+ "location": {
+ "column": "15",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSUnMapTbl",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitEventList",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitEventList(void)",
+ "location": {
+ "column": "15",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitEventList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitMisc",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitMisc(void)",
+ "location": {
+ "column": "15",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitMisc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitRdyList",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitRdyList(void)",
+ "location": {
+ "column": "15",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitRdyList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTaskIdle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitTaskIdle(void)",
+ "location": {
+ "column": "15",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTaskIdle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTaskStat",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitTaskStat(void)",
+ "location": {
+ "column": "15",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTaskStat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTCBList",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_InitTCBList(void)",
+ "location": {
+ "column": "15",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTCBList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_SchedNew",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OS_SchedNew(void)",
+ "location": {
+ "column": "15",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_SchedNew",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSEventNameGet(OS_EVENT *, INT8U **, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSEventNameGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@5798@F@OSEventNameGet@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "16",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@5926@F@OSEventNameGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventNameSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSEventNameSet(OS_EVENT *, INT8U *, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSEventNameSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@8886@F@OSEventNameSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSEventPendMulti",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT16U OSEventPendMulti(OS_EVENT **, OS_EVENT **, void **, INT32U, INT8U *)",
+ "location": {
+ "column": "9",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSEventPendMulti",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15049@F@OSEventPendMulti@pevents",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevents",
+ "location": {
+ "column": "17",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevents",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15075@F@OSEventPendMulti@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "17",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15142@F@OSEventPendMulti@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "17",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15171@F@OSEventPendMulti@events_rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "events_rdy",
+ "location": {
+ "column": "17",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "events_rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15200@F@OSEventPendMulti@events_rdy_nbr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "events_rdy_nbr",
+ "location": {
+ "column": "17",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "events_rdy_nbr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15233@F@OSEventPendMulti@events_stat",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "events_stat",
+ "location": {
+ "column": "17",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "events_stat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@15370@F@OSEventPendMulti@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSInit(void)",
+ "location": {
+ "column": "7",
+ "line": "582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntEnter",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSIntEnter(void)",
+ "location": {
+ "column": "7",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSIntEnter",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSIntExit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSIntExit(void)",
+ "location": {
+ "column": "7",
+ "line": "693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSIntExit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@31064@F@OSIntExit@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedLock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSSchedLock(void)",
+ "location": {
+ "column": "7",
+ "line": "782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSSchedLock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@34359@F@OSSchedLock@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSchedUnlock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSSchedUnlock(void)",
+ "location": {
+ "column": "7",
+ "line": "819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSSchedUnlock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@35693@F@OSSchedUnlock@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStart",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSStart(void)",
+ "location": {
+ "column": "7",
+ "line": "869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSStart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSStatInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSStatInit(void)",
+ "location": {
+ "column": "7",
+ "line": "902",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSStatInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@39162@F@OSStatInit@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTimeTick(void)",
+ "location": {
+ "column": "7",
+ "line": "937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSTimeTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@40402@F@OSTimeTick@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@40450@F@OSTimeTick@step",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "step",
+ "location": {
+ "column": "16",
+ "line": "941",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "step",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@40591@F@OSTimeTick@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSVersion",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT16U OSVersion(void)",
+ "location": {
+ "column": "9",
+ "line": "1025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OSVersion",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Dummy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_Dummy(void)",
+ "location": {
+ "column": "7",
+ "line": "1044",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_Dummy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRdy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OS_EventTaskRdy(OS_EVENT *, void *, INT8U, INT8U)",
+ "location": {
+ "column": "8",
+ "line": "1078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventTaskRdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@46729@F@OS_EventTaskRdy@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "15",
+ "line": "1083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@46750@F@OS_EventTaskRdy@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "15",
+ "line": "1084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@46768@F@OS_EventTaskRdy@x",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "x",
+ "location": {
+ "column": "15",
+ "line": "1085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "x",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@46786@F@OS_EventTaskRdy@prio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prio",
+ "location": {
+ "column": "15",
+ "line": "1086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "prio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWait",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_EventTaskWait(OS_EVENT *)",
+ "location": {
+ "column": "7",
+ "line": "1156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventTaskWait",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@50121@F@OS_EventTaskWait@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "12",
+ "line": "1158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskWaitMulti",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_EventTaskWaitMulti(OS_EVENT **)",
+ "location": {
+ "column": "7",
+ "line": "1192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventTaskWaitMulti",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@51667@F@OS_EventTaskWaitMulti@pevents",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevents",
+ "location": {
+ "column": "16",
+ "line": "1194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevents",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@51692@F@OS_EventTaskWaitMulti@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "1195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@51716@F@OS_EventTaskWaitMulti@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "16",
+ "line": "1196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemove",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_EventTaskRemove(OS_TCB *, OS_EVENT *)",
+ "location": {
+ "column": "7",
+ "line": "1237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventTaskRemove",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@53355@F@OS_EventTaskRemove@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "12",
+ "line": "1240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventTaskRemoveMulti",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_EventTaskRemoveMulti(OS_TCB *, OS_EVENT **)",
+ "location": {
+ "column": "7",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventTaskRemoveMulti",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@54575@F@OS_EventTaskRemoveMulti@pevents",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevents",
+ "location": {
+ "column": "16",
+ "line": "1272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevents",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@54600@F@OS_EventTaskRemoveMulti@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "1273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@54624@F@OS_EventTaskRemoveMulti@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "16",
+ "line": "1274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@54643@F@OS_EventTaskRemoveMulti@bity",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bity",
+ "location": {
+ "column": "16",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "bity",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@54665@F@OS_EventTaskRemoveMulti@bitx",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitx",
+ "location": {
+ "column": "16",
+ "line": "1276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "bitx",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_EventWaitListInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_EventWaitListInit(OS_EVENT *)",
+ "location": {
+ "column": "7",
+ "line": "1310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_EventWaitListInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@55862@F@OS_EventWaitListInit@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "12",
+ "line": "1312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitEventList",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitEventList(void)",
+ "location": {
+ "column": "15",
+ "line": "1336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitEventList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@56726@F@OS_InitEventList@ix",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix",
+ "location": {
+ "column": "16",
+ "line": "1340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ix",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@56746@F@OS_InitEventList@ix_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix_next",
+ "location": {
+ "column": "16",
+ "line": "1341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ix_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@56771@F@OS_InitEventList@pevent1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent1",
+ "location": {
+ "column": "16",
+ "line": "1342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevent1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@56796@F@OS_InitEventList@pevent2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent2",
+ "location": {
+ "column": "16",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "pevent2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitMisc",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitMisc(void)",
+ "location": {
+ "column": "15",
+ "line": "1389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitMisc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitRdyList",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitRdyList(void)",
+ "location": {
+ "column": "15",
+ "line": "1434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitRdyList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@60541@F@OS_InitRdyList@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "12",
+ "line": "1436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTaskIdle",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitTaskIdle(void)",
+ "location": {
+ "column": "15",
+ "line": "1465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTaskIdle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@61399@F@OS_InitTaskIdle@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "12",
+ "line": "1468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTaskStat",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitTaskStat(void)",
+ "location": {
+ "column": "15",
+ "line": "1528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTaskStat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@64224@F@OS_InitTaskStat@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "12",
+ "line": "1531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_InitTCBList",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_InitTCBList(void)",
+ "location": {
+ "column": "15",
+ "line": "1591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_InitTCBList",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@67385@F@OS_InitTCBList@ix",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix",
+ "location": {
+ "column": "14",
+ "line": "1593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ix",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@67403@F@OS_InitTCBList@ix_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix_next",
+ "location": {
+ "column": "14",
+ "line": "1594",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ix_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@67426@F@OS_InitTCBList@ptcb1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb1",
+ "location": {
+ "column": "14",
+ "line": "1595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@67447@F@OS_InitTCBList@ptcb2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb2",
+ "location": {
+ "column": "14",
+ "line": "1596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemClr",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_MemClr(INT8U *, INT16U)",
+ "location": {
+ "column": "7",
+ "line": "1640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_MemClr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemCopy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_MemCopy(INT8U *, INT8U *, INT16U)",
+ "location": {
+ "column": "7",
+ "line": "1674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_MemCopy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_Sched",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_Sched(void)",
+ "location": {
+ "column": "7",
+ "line": "1702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_Sched",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@72029@F@OS_Sched@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@F@OS_SchedNew",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_SchedNew(void)",
+ "location": {
+ "column": "15",
+ "line": "1751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_SchedNew",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@73954@F@OS_SchedNew@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "13",
+ "line": "1754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_StrLen",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OS_StrLen(INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "1796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_StrLen",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@75645@F@OS_StrLen@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "12",
+ "line": "1798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskIdle",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_TaskIdle(void *)",
+ "location": {
+ "column": "7",
+ "line": "1838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_TaskIdle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@77123@F@OS_TaskIdle@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStat",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_TaskStat(void *)",
+ "location": {
+ "column": "7",
+ "line": "1879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_TaskStat",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@78794@F@OS_TaskStat@usage",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "usage",
+ "location": {
+ "column": "12",
+ "line": "1881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "usage",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@78920@F@OS_TaskStat@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "1883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TaskStatStkChk",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_TaskStatStkChk(void)",
+ "location": {
+ "column": "7",
+ "line": "1949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_TaskStatStkChk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@81445@F@OS_TaskStatStkChk@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "18",
+ "line": "1951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@81469@F@OS_TaskStatStkChk@stk_data",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "stk_data",
+ "location": {
+ "column": "18",
+ "line": "1952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "stk_data",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@81497@F@OS_TaskStatStkChk@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "18",
+ "line": "1953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@81520@F@OS_TaskStatStkChk@prio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prio",
+ "location": {
+ "column": "18",
+ "line": "1954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "prio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_TCBInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OS_TCBInit(INT8U, OS_STK *, OS_STK *, INT16U, INT32U, void *, INT16U)",
+ "location": {
+ "column": "8",
+ "line": "2022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "OS_TCBInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@85399@F@OS_TCBInit@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "2030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@85528@F@OS_TCBInit@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "2032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_core.c@85596@F@OS_TCBInit@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "16",
+ "line": "2035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_core.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@1141@macro@OS_Q_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OS_Q_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@1160@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQAccept",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void * OSQAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQAccept",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@3219@F@OSQAccept@pmsg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmsg",
+ "location": {
+ "column": "16",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pmsg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@3241@F@OSQAccept@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@3368@F@OSQAccept@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSQCreate(void **, INT16U)",
+ "location": {
+ "column": "12",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@5975@F@OSQCreate@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@5999@F@OSQCreate@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@6126@F@OSQCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSQDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "12",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@11820@F@OSQDel@tasks_waiting",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tasks_waiting",
+ "location": {
+ "column": "16",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "tasks_waiting",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@11851@F@OSQDel@pevent_return",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent_return",
+ "location": {
+ "column": "16",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pevent_return",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@11882@F@OSQDel@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@12009@F@OSQDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQFlush",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQFlush(OS_EVENT *)",
+ "location": {
+ "column": "8",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQFlush",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@17478@F@OSQFlush@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@17605@F@OSQFlush@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void * OSQPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@20661@F@OSQPend@pmsg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmsg",
+ "location": {
+ "column": "16",
+ "line": "440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pmsg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@20683@F@OSQPend@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@20810@F@OSQPend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPendAbort",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQPendAbort",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@27128@F@OSQPendAbort@nbr_tasks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nbr_tasks",
+ "location": {
+ "column": "16",
+ "line": "568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "nbr_tasks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@27262@F@OSQPendAbort@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPost",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "8",
+ "line": "641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQPost",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@30125@F@OSQPost@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@30252@F@OSQPost@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostFront",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQPostFront(OS_EVENT *, void *)",
+ "location": {
+ "column": "8",
+ "line": "712",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQPostFront",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@33307@F@OSQPostFront@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@33434@F@OSQPostFront@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQPostOpt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "8",
+ "line": "792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQPostOpt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@37271@F@OSQPostOpt@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "16",
+ "line": "796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@37398@F@OSQPostOpt@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSQQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSQQuery(OS_EVENT *, OS_Q_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OSQQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@41285@F@OSQQuery@pq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq",
+ "location": {
+ "column": "17",
+ "line": "879",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@41306@F@OSQQuery@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "17",
+ "line": "880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@41326@F@OSQQuery@psrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psrc",
+ "location": {
+ "column": "17",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "psrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@41349@F@OSQQuery@pdest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdest",
+ "location": {
+ "column": "17",
+ "line": "882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pdest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@41480@F@OSQQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_QInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_QInit(void)",
+ "location": {
+ "column": "7",
+ "line": "936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "OS_QInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@43637@F@OS_QInit@ix",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix",
+ "location": {
+ "column": "14",
+ "line": "944",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "ix",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@43655@F@OS_QInit@ix_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix_next",
+ "location": {
+ "column": "14",
+ "line": "945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "ix_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@43678@F@OS_QInit@pq1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq1",
+ "location": {
+ "column": "14",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_q.c@43697@F@OS_QInit@pq2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pq2",
+ "location": {
+ "column": "14",
+ "line": "947",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_q.c"
+ },
+ "name": "pq2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@1520@macro@OS_TRACE_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_H",
+ "location": {
+ "column": "11",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2115@macro@OS_TRACE_INIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_INIT",
+ "location": {
+ "column": "10",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_INIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2174@macro@OS_TRACE_START",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_START",
+ "location": {
+ "column": "10",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_START",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2233@macro@OS_TRACE_STOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_STOP",
+ "location": {
+ "column": "10",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_STOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2292@macro@OS_TRACE_CLEAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_CLEAR",
+ "location": {
+ "column": "10",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_CLEAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2358@macro@OS_TRACE_ISR_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_ENTER",
+ "location": {
+ "column": "10",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2425@macro@OS_TRACE_ISR_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_EXIT",
+ "location": {
+ "column": "10",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2504@macro@OS_TRACE_ISR_EXIT_TO_SCHEDULER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_EXIT_TO_SCHEDULER",
+ "location": {
+ "column": "10",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_EXIT_TO_SCHEDULER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2591@macro@OS_TRACE_TICK_INCREMENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TICK_INCREMENT",
+ "location": {
+ "column": "10",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TICK_INCREMENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2677@macro@OS_TRACE_TASK_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_CREATE",
+ "location": {
+ "column": "10",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2763@macro@OS_TRACE_TASK_CREATE_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_CREATE_FAILED",
+ "location": {
+ "column": "10",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_CREATE_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2846@macro@OS_TRACE_TASK_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_DEL",
+ "location": {
+ "column": "10",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@2921@macro@OS_TRACE_TASK_READY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_READY",
+ "location": {
+ "column": "10",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_READY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3004@macro@OS_TRACE_TASK_SWITCHED_IN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_SWITCHED_IN",
+ "location": {
+ "column": "10",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_SWITCHED_IN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3085@macro@OS_TRACE_TASK_DLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_DLY",
+ "location": {
+ "column": "10",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_DLY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3166@macro@OS_TRACE_TASK_SUSPEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_SUSPEND",
+ "location": {
+ "column": "10",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_SUSPEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3249@macro@OS_TRACE_TASK_SUSPENDED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_SUSPENDED",
+ "location": {
+ "column": "10",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_SUSPENDED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3331@macro@OS_TRACE_TASK_RESUME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_RESUME",
+ "location": {
+ "column": "10",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_RESUME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3415@macro@OS_TRACE_TASK_PRIO_CHANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_PRIO_CHANGE",
+ "location": {
+ "column": "10",
+ "line": "113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_PRIO_CHANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3507@macro@OS_TRACE_TASK_NAME_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TASK_NAME_SET",
+ "location": {
+ "column": "10",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TASK_NAME_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3591@macro@OS_TRACE_EVENT_NAME_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_EVENT_NAME_SET",
+ "location": {
+ "column": "10",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_EVENT_NAME_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3684@macro@OS_TRACE_ISR_REGISTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_REGISTER",
+ "location": {
+ "column": "10",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_REGISTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3783@macro@OS_TRACE_ISR_BEGIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_BEGIN",
+ "location": {
+ "column": "10",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_BEGIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3857@macro@OS_TRACE_ISR_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_ISR_END",
+ "location": {
+ "column": "10",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_ISR_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@3927@macro@OS_TRACE_MBOX_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_CREATE",
+ "location": {
+ "column": "10",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4016@macro@OS_TRACE_MUTEX_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_CREATE",
+ "location": {
+ "column": "10",
+ "line": "141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4104@macro@OS_TRACE_MUTEX_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_DEL",
+ "location": {
+ "column": "10",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4182@macro@OS_TRACE_MUTEX_POST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_POST",
+ "location": {
+ "column": "10",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_POST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4268@macro@OS_TRACE_MUTEX_POST_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_POST_FAILED",
+ "location": {
+ "column": "10",
+ "line": "153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_POST_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4354@macro@OS_TRACE_MUTEX_PEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_PEND",
+ "location": {
+ "column": "10",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_PEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4440@macro@OS_TRACE_MUTEX_PEND_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_PEND_FAILED",
+ "location": {
+ "column": "10",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_PEND_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4532@macro@OS_TRACE_MUTEX_PEND_BLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_PEND_BLOCK",
+ "location": {
+ "column": "10",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_PEND_BLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4630@macro@OS_TRACE_MUTEX_TASK_PRIO_INHERIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_TASK_PRIO_INHERIT",
+ "location": {
+ "column": "10",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_TASK_PRIO_INHERIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4742@macro@OS_TRACE_MUTEX_TASK_PRIO_DISINHERIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_TASK_PRIO_DISINHERIT",
+ "location": {
+ "column": "10",
+ "line": "173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_TASK_PRIO_DISINHERIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4841@macro@OS_TRACE_SEM_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_CREATE",
+ "location": {
+ "column": "10",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4923@macro@OS_TRACE_SEM_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_DEL",
+ "location": {
+ "column": "10",
+ "line": "181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@4995@macro@OS_TRACE_SEM_POST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_POST",
+ "location": {
+ "column": "10",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_POST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5075@macro@OS_TRACE_SEM_POST_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_POST_FAILED",
+ "location": {
+ "column": "10",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_POST_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5155@macro@OS_TRACE_SEM_PEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_PEND",
+ "location": {
+ "column": "10",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_PEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5235@macro@OS_TRACE_SEM_PEND_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_PEND_FAILED",
+ "location": {
+ "column": "10",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_PEND_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5321@macro@OS_TRACE_SEM_PEND_BLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_PEND_BLOCK",
+ "location": {
+ "column": "10",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_PEND_BLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5400@macro@OS_TRACE_Q_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_CREATE",
+ "location": {
+ "column": "10",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5476@macro@OS_TRACE_Q_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_DEL",
+ "location": {
+ "column": "10",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5542@macro@OS_TRACE_Q_POST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST",
+ "location": {
+ "column": "10",
+ "line": "213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5616@macro@OS_TRACE_Q_POST_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_FAILED",
+ "location": {
+ "column": "10",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5690@macro@OS_TRACE_Q_PEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_PEND",
+ "location": {
+ "column": "10",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_PEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5764@macro@OS_TRACE_Q_PEND_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_PEND_FAILED",
+ "location": {
+ "column": "10",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_PEND_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5844@macro@OS_TRACE_Q_PEND_BLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_PEND_BLOCK",
+ "location": {
+ "column": "10",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_PEND_BLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@5922@macro@OS_TRACE_FLAG_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_CREATE",
+ "location": {
+ "column": "10",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6006@macro@OS_TRACE_FLAG_DEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_DEL",
+ "location": {
+ "column": "10",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_DEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6080@macro@OS_TRACE_FLAG_POST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_POST",
+ "location": {
+ "column": "10",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_POST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6162@macro@OS_TRACE_FLAG_POST_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_POST_FAILED",
+ "location": {
+ "column": "10",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_POST_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6244@macro@OS_TRACE_FLAG_PEND",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_PEND",
+ "location": {
+ "column": "10",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_PEND",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6326@macro@OS_TRACE_FLAG_PEND_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_PEND_FAILED",
+ "location": {
+ "column": "10",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_PEND_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6414@macro@OS_TRACE_FLAG_PEND_BLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_PEND_BLOCK",
+ "location": {
+ "column": "10",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_PEND_BLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6496@macro@OS_TRACE_MEM_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_CREATE",
+ "location": {
+ "column": "10",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6570@macro@OS_TRACE_MEM_PUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_PUT",
+ "location": {
+ "column": "10",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_PUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6648@macro@OS_TRACE_MEM_PUT_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_PUT_FAILED",
+ "location": {
+ "column": "10",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_PUT_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6726@macro@OS_TRACE_MEM_GET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_GET",
+ "location": {
+ "column": "10",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_GET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6804@macro@OS_TRACE_MEM_GET_FAILED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_GET_FAILED",
+ "location": {
+ "column": "10",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_GET_FAILED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6885@macro@OS_TRACE_TMR_CREATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_CREATE",
+ "location": {
+ "column": "10",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_CREATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@6978@macro@OS_TRACE_MBOX_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7070@macro@OS_TRACE_MBOX_POST_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_POST_ENTER",
+ "location": {
+ "column": "10",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_POST_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7162@macro@OS_TRACE_MBOX_POST_OPT_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_POST_OPT_ENTER",
+ "location": {
+ "column": "10",
+ "line": "295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_POST_OPT_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7259@macro@OS_TRACE_MBOX_PEND_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_PEND_ENTER",
+ "location": {
+ "column": "10",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_PEND_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7356@macro@OS_TRACE_MUTEX_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7451@macro@OS_TRACE_MUTEX_POST_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_POST_ENTER",
+ "location": {
+ "column": "10",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_POST_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7542@macro@OS_TRACE_MUTEX_PEND_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_PEND_ENTER",
+ "location": {
+ "column": "10",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_PEND_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7639@macro@OS_TRACE_SEM_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7728@macro@OS_TRACE_SEM_POST_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_POST_ENTER",
+ "location": {
+ "column": "10",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_POST_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7813@macro@OS_TRACE_SEM_PEND_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_PEND_ENTER",
+ "location": {
+ "column": "10",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_PEND_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7904@macro@OS_TRACE_Q_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@7987@macro@OS_TRACE_Q_POST_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_ENTER",
+ "location": {
+ "column": "10",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8072@macro@OS_TRACE_Q_POST_FRONT_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_FRONT_ENTER",
+ "location": {
+ "column": "10",
+ "line": "335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_FRONT_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8161@macro@OS_TRACE_Q_POST_OPT_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_OPT_ENTER",
+ "location": {
+ "column": "10",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_OPT_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8249@macro@OS_TRACE_Q_PEND_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_PEND_ENTER",
+ "location": {
+ "column": "10",
+ "line": "343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_PEND_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8339@macro@OS_TRACE_FLAG_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8428@macro@OS_TRACE_TMR_DEL_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_DEL_ENTER",
+ "location": {
+ "column": "10",
+ "line": "351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_DEL_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8513@macro@OS_TRACE_TMR_START_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_START_ENTER",
+ "location": {
+ "column": "10",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_START_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8599@macro@OS_TRACE_TMR_STOP_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_STOP_ENTER",
+ "location": {
+ "column": "10",
+ "line": "359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_STOP_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8681@macro@OS_TRACE_TMR_EXPIRED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_EXPIRED",
+ "location": {
+ "column": "10",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_EXPIRED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8764@macro@OS_TRACE_FLAG_POST_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_POST_ENTER",
+ "location": {
+ "column": "10",
+ "line": "367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_POST_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8863@macro@OS_TRACE_FLAG_PEND_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_PEND_ENTER",
+ "location": {
+ "column": "10",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_PEND_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@8969@macro@OS_TRACE_MEM_PUT_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_PUT_ENTER",
+ "location": {
+ "column": "10",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_PUT_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9059@macro@OS_TRACE_MEM_GET_ENTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_GET_ENTER",
+ "location": {
+ "column": "10",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_GET_ENTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9142@macro@OS_TRACE_MBOX_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "383",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9227@macro@OS_TRACE_MBOX_POST_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_POST_EXIT",
+ "location": {
+ "column": "10",
+ "line": "387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_POST_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9317@macro@OS_TRACE_MBOX_POST_OPT_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_POST_OPT_EXIT",
+ "location": {
+ "column": "10",
+ "line": "391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_POST_OPT_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9407@macro@OS_TRACE_MBOX_PEND_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MBOX_PEND_EXIT",
+ "location": {
+ "column": "10",
+ "line": "395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MBOX_PEND_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9493@macro@OS_TRACE_MUTEX_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "399",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9580@macro@OS_TRACE_MUTEX_POST_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_POST_EXIT",
+ "location": {
+ "column": "10",
+ "line": "403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_POST_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9668@macro@OS_TRACE_MUTEX_PEND_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MUTEX_PEND_EXIT",
+ "location": {
+ "column": "10",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MUTEX_PEND_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9753@macro@OS_TRACE_SEM_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9836@macro@OS_TRACE_SEM_POST_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_POST_EXIT",
+ "location": {
+ "column": "10",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_POST_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@9920@macro@OS_TRACE_SEM_PEND_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_SEM_PEND_EXIT",
+ "location": {
+ "column": "10",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_SEM_PEND_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10001@macro@OS_TRACE_Q_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10080@macro@OS_TRACE_Q_POST_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_EXIT",
+ "location": {
+ "column": "10",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10166@macro@OS_TRACE_Q_POST_FRONT_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_FRONT_EXIT",
+ "location": {
+ "column": "10",
+ "line": "431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_FRONT_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10256@macro@OS_TRACE_Q_POST_OPT_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_POST_OPT_EXIT",
+ "location": {
+ "column": "10",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_POST_OPT_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10340@macro@OS_TRACE_Q_PEND_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_Q_PEND_EXIT",
+ "location": {
+ "column": "10",
+ "line": "439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_Q_PEND_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10422@macro@OS_TRACE_FLAG_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10507@macro@OS_TRACE_FLAG_POST_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_POST_EXIT",
+ "location": {
+ "column": "10",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_POST_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10593@macro@OS_TRACE_FLAG_PEND_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_FLAG_PEND_EXIT",
+ "location": {
+ "column": "10",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_FLAG_PEND_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10677@macro@OS_TRACE_MEM_PUT_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_PUT_EXIT",
+ "location": {
+ "column": "10",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_PUT_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10759@macro@OS_TRACE_MEM_GET_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_MEM_GET_EXIT",
+ "location": {
+ "column": "10",
+ "line": "459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_MEM_GET_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10841@macro@OS_TRACE_TMR_DEL_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_DEL_EXIT",
+ "location": {
+ "column": "10",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_DEL_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@10925@macro@OS_TRACE_TMR_START_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_START_EXIT",
+ "location": {
+ "column": "10",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_START_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_trace.h@11010@macro@OS_TRACE_TMR_STOP_EXIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_TMR_STOP_EXIT",
+ "location": {
+ "column": "10",
+ "line": "471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_trace.h"
+ },
+ "name": "OS_TRACE_TMR_STOP_EXIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@1248@macro@__CORE_CM4_H_GENERIC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CORE_CM4_H_GENERIC",
+ "location": {
+ "column": "9",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CORE_CM4_H_GENERIC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@2225@macro@__CM4_CMSIS_VERSION_MAIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM4_CMSIS_VERSION_MAIN",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CM4_CMSIS_VERSION_MAIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@2350@macro@__CM4_CMSIS_VERSION_SUB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM4_CMSIS_VERSION_SUB",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CM4_CMSIS_VERSION_SUB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@2474@macro@__CM4_CMSIS_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM4_CMSIS_VERSION",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CM4_CMSIS_VERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@2669@macro@__CORTEX_M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CORTEX_M",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CORTEX_M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@4217@macro@__FPU_USED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FPU_USED",
+ "location": {
+ "column": "15",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__FPU_USED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@5791@macro@__CORE_CM4_H_DEPENDANT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CORE_CM4_H_DEPENDANT",
+ "location": {
+ "column": "9",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__CORE_CM4_H_DEPENDANT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7199@macro@__I",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__I",
+ "location": {
+ "column": "13",
+ "line": "219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__I",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7289@macro@__O",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__O",
+ "location": {
+ "column": "13",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__O",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7372@macro@__IO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IO",
+ "location": {
+ "column": "13",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__IO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7521@macro@__IM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IM",
+ "location": {
+ "column": "13",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__IM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7619@macro@__OM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__OM",
+ "location": {
+ "column": "13",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__OM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@7718@macro@__IOM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IOM",
+ "location": {
+ "column": "13",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__IOM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@UA@APSR_Type",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "3",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@_reserved0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved0",
+ "location": {
+ "column": "14",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@GE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GE",
+ "location": {
+ "column": "14",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "GE",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@_reserved1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved1",
+ "location": {
+ "column": "14",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@Q",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Q",
+ "location": {
+ "column": "14",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "Q",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@V",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "V",
+ "location": {
+ "column": "14",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "V",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "C",
+ "location": {
+ "column": "14",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "C",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@Z",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Z",
+ "location": {
+ "column": "14",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "Z",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@N",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "N",
+ "location": {
+ "column": "14",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "N",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@FI@b",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "b",
+ "location": {
+ "column": "5",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "b",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9"
+ },
+ {
+ "ID": "c:@UA@APSR_Type@FI@w",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "w",
+ "location": {
+ "column": "12",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "w",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_259_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@APSR_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "union APSR_Type",
+ "location": {
+ "column": "3",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@9575@macro@APSR_N_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_N_Pos",
+ "location": {
+ "column": "9",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_N_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@9691@macro@APSR_N_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_N_Msk",
+ "location": {
+ "column": "9",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_N_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@9805@macro@APSR_Z_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_Z_Pos",
+ "location": {
+ "column": "9",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_Z_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@9921@macro@APSR_Z_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_Z_Msk",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_Z_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10035@macro@APSR_C_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_C_Pos",
+ "location": {
+ "column": "9",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_C_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10151@macro@APSR_C_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_C_Msk",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_C_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10265@macro@APSR_V_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_V_Pos",
+ "location": {
+ "column": "9",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_V_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10381@macro@APSR_V_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_V_Msk",
+ "location": {
+ "column": "9",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_V_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10495@macro@APSR_Q_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_Q_Pos",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_Q_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10611@macro@APSR_Q_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_Q_Msk",
+ "location": {
+ "column": "9",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_Q_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10725@macro@APSR_GE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_GE_Pos",
+ "location": {
+ "column": "9",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_GE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@10842@macro@APSR_GE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APSR_GE_Msk",
+ "location": {
+ "column": "9",
+ "line": "292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "APSR_GE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@UA@IPSR_Type",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "3",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059@FI@ISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISR",
+ "location": {
+ "column": "14",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ISR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_298_9::_anonymous_core_cm4_h_300_3"
+ },
+ {
+ "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059@FI@_reserved0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved0",
+ "location": {
+ "column": "14",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_298_9::_anonymous_core_cm4_h_300_3"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_298_9"
+ },
+ {
+ "ID": "c:@UA@IPSR_Type@FI@b",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "b",
+ "location": {
+ "column": "5",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "b",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_298_9"
+ },
+ {
+ "ID": "c:@UA@IPSR_Type@FI@w",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "w",
+ "location": {
+ "column": "12",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "w",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_298_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@IPSR_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "union IPSR_Type",
+ "location": {
+ "column": "3",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IPSR_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@11443@macro@IPSR_ISR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IPSR_ISR_Pos",
+ "location": {
+ "column": "9",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IPSR_ISR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@11561@macro@IPSR_ISR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IPSR_ISR_Msk",
+ "location": {
+ "column": "9",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IPSR_ISR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@UA@xPSR_Type",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "3",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISR",
+ "location": {
+ "column": "14",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ISR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@_reserved0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved0",
+ "location": {
+ "column": "14",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ICI_IT_1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICI_IT_1",
+ "location": {
+ "column": "14",
+ "line": "322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICI_IT_1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@GE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GE",
+ "location": {
+ "column": "14",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "GE",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@_reserved1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved1",
+ "location": {
+ "column": "14",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@T",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "T",
+ "location": {
+ "column": "14",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "T",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ICI_IT_2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICI_IT_2",
+ "location": {
+ "column": "14",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICI_IT_2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@Q",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Q",
+ "location": {
+ "column": "14",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "Q",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@V",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "V",
+ "location": {
+ "column": "14",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "V",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@C",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "C",
+ "location": {
+ "column": "14",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "C",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@Z",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Z",
+ "location": {
+ "column": "14",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "Z",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@N",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "N",
+ "location": {
+ "column": "14",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "N",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@FI@b",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "b",
+ "location": {
+ "column": "5",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "b",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9"
+ },
+ {
+ "ID": "c:@UA@xPSR_Type@FI@w",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "w",
+ "location": {
+ "column": "12",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "w",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_316_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@xPSR_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "union xPSR_Type",
+ "location": {
+ "column": "3",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13010@macro@xPSR_N_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_N_Pos",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_N_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13126@macro@xPSR_N_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_N_Msk",
+ "location": {
+ "column": "9",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_N_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13240@macro@xPSR_Z_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_Z_Pos",
+ "location": {
+ "column": "9",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_Z_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13356@macro@xPSR_Z_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_Z_Msk",
+ "location": {
+ "column": "9",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_Z_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13470@macro@xPSR_C_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_C_Pos",
+ "location": {
+ "column": "9",
+ "line": "343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_C_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13586@macro@xPSR_C_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_C_Msk",
+ "location": {
+ "column": "9",
+ "line": "344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_C_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13700@macro@xPSR_V_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_V_Pos",
+ "location": {
+ "column": "9",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_V_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13816@macro@xPSR_V_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_V_Msk",
+ "location": {
+ "column": "9",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_V_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@13930@macro@xPSR_Q_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_Q_Pos",
+ "location": {
+ "column": "9",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_Q_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14046@macro@xPSR_Q_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_Q_Msk",
+ "location": {
+ "column": "9",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_Q_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14160@macro@xPSR_ICI_IT_2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ICI_IT_2_Pos",
+ "location": {
+ "column": "9",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ICI_IT_2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14288@macro@xPSR_ICI_IT_2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ICI_IT_2_Msk",
+ "location": {
+ "column": "9",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ICI_IT_2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14414@macro@xPSR_T_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_T_Pos",
+ "location": {
+ "column": "9",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_T_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14530@macro@xPSR_T_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_T_Msk",
+ "location": {
+ "column": "9",
+ "line": "356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_T_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14644@macro@xPSR_GE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_GE_Pos",
+ "location": {
+ "column": "9",
+ "line": "358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_GE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14761@macro@xPSR_GE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_GE_Msk",
+ "location": {
+ "column": "9",
+ "line": "359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_GE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@14876@macro@xPSR_ICI_IT_1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ICI_IT_1_Pos",
+ "location": {
+ "column": "9",
+ "line": "361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ICI_IT_1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@15004@macro@xPSR_ICI_IT_1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ICI_IT_1_Msk",
+ "location": {
+ "column": "9",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ICI_IT_1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@15130@macro@xPSR_ISR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ISR_Pos",
+ "location": {
+ "column": "9",
+ "line": "364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ISR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@15248@macro@xPSR_ISR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "xPSR_ISR_Msk",
+ "location": {
+ "column": "9",
+ "line": "365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "xPSR_ISR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "3",
+ "line": "373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@nPRIV",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "nPRIV",
+ "location": {
+ "column": "14",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "nPRIV",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@SPSEL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SPSEL",
+ "location": {
+ "column": "14",
+ "line": "376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SPSEL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@FPCA",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FPCA",
+ "location": {
+ "column": "14",
+ "line": "377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPCA",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@_reserved0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_reserved0",
+ "location": {
+ "column": "14",
+ "line": "378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_reserved0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9"
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type@FI@b",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "b",
+ "location": {
+ "column": "5",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "b",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9"
+ },
+ {
+ "ID": "c:@UA@CONTROL_Type@FI@w",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "w",
+ "location": {
+ "column": "12",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "w",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_371_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CONTROL_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "union CONTROL_Type",
+ "location": {
+ "column": "3",
+ "line": "381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16029@macro@CONTROL_FPCA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_FPCA_Pos",
+ "location": {
+ "column": "9",
+ "line": "384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_FPCA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16151@macro@CONTROL_FPCA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_FPCA_Msk",
+ "location": {
+ "column": "9",
+ "line": "385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_FPCA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16271@macro@CONTROL_SPSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_SPSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_SPSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16394@macro@CONTROL_SPSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_SPSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_SPSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16515@macro@CONTROL_nPRIV_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_nPRIV_Pos",
+ "location": {
+ "column": "9",
+ "line": "390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_nPRIV_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@16638@macro@CONTROL_nPRIV_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CONTROL_nPRIV_Msk",
+ "location": {
+ "column": "9",
+ "line": "391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CONTROL_nPRIV_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@NVIC_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@NVIC_Type@FI@ISER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISER",
+ "location": {
+ "column": "18",
+ "line": "408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ISER",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@ICER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICER",
+ "location": {
+ "column": "18",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICER",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RSERVED1",
+ "location": {
+ "column": "18",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RSERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@ISPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISPR",
+ "location": {
+ "column": "18",
+ "line": "412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ISPR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "18",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@ICPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICPR",
+ "location": {
+ "column": "18",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICPR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "18",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@IABR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IABR",
+ "location": {
+ "column": "18",
+ "line": "416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IABR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "18",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@IP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IP",
+ "location": {
+ "column": "18",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IP",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "18",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ },
+ {
+ "ID": "c:@SA@NVIC_Type@FI@STIR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "STIR",
+ "location": {
+ "column": "18",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "STIR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_406_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@NVIC_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct NVIC_Type",
+ "location": {
+ "column": "4",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@18096@macro@NVIC_STIR_INTID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_STIR_INTID_Pos",
+ "location": {
+ "column": "9",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_STIR_INTID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@18219@macro@NVIC_STIR_INTID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_STIR_INTID_Msk",
+ "location": {
+ "column": "9",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_STIR_INTID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SCB_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SCB_Type@FI@CPUID",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CPUID",
+ "location": {
+ "column": "18",
+ "line": "442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CPUID",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@ICSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICSR",
+ "location": {
+ "column": "18",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@VTOR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "VTOR",
+ "location": {
+ "column": "18",
+ "line": "444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "VTOR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@AIRCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AIRCR",
+ "location": {
+ "column": "18",
+ "line": "445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "AIRCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@SCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SCR",
+ "location": {
+ "column": "18",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@CCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CCR",
+ "location": {
+ "column": "18",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@SHP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SHP",
+ "location": {
+ "column": "18",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SHP",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@SHCSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SHCSR",
+ "location": {
+ "column": "18",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SHCSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@CFSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CFSR",
+ "location": {
+ "column": "18",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CFSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@HFSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HFSR",
+ "location": {
+ "column": "18",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "HFSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@DFSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DFSR",
+ "location": {
+ "column": "18",
+ "line": "452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DFSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@MMFAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMFAR",
+ "location": {
+ "column": "18",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MMFAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@BFAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BFAR",
+ "location": {
+ "column": "18",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "BFAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@AFSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AFSR",
+ "location": {
+ "column": "18",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "AFSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@PFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PFR",
+ "location": {
+ "column": "18",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PFR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@DFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DFR",
+ "location": {
+ "column": "18",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DFR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@ADR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ADR",
+ "location": {
+ "column": "18",
+ "line": "458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ADR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@MMFR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MMFR",
+ "location": {
+ "column": "18",
+ "line": "459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MMFR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@ISAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISAR",
+ "location": {
+ "column": "18",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ISAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ },
+ {
+ "ID": "c:@SA@SCB_Type@FI@CPACR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CPACR",
+ "location": {
+ "column": "18",
+ "line": "462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CPACR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_440_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SCB_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SCB_Type",
+ "location": {
+ "column": "3",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@20799@macro@SCB_CPUID_IMPLEMENTER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_IMPLEMENTER_Pos",
+ "location": {
+ "column": "9",
+ "line": "466",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_IMPLEMENTER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@20930@macro@SCB_CPUID_IMPLEMENTER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_IMPLEMENTER_Msk",
+ "location": {
+ "column": "9",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_IMPLEMENTER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21059@macro@SCB_CPUID_VARIANT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_VARIANT_Pos",
+ "location": {
+ "column": "9",
+ "line": "469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_VARIANT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21186@macro@SCB_CPUID_VARIANT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_VARIANT_Msk",
+ "location": {
+ "column": "9",
+ "line": "470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_VARIANT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21311@macro@SCB_CPUID_ARCHITECTURE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_ARCHITECTURE_Pos",
+ "location": {
+ "column": "9",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_ARCHITECTURE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21443@macro@SCB_CPUID_ARCHITECTURE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_ARCHITECTURE_Msk",
+ "location": {
+ "column": "9",
+ "line": "473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_ARCHITECTURE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21573@macro@SCB_CPUID_PARTNO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_PARTNO_Pos",
+ "location": {
+ "column": "9",
+ "line": "475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_PARTNO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21699@macro@SCB_CPUID_PARTNO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_PARTNO_Msk",
+ "location": {
+ "column": "9",
+ "line": "476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_PARTNO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21823@macro@SCB_CPUID_REVISION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_REVISION_Pos",
+ "location": {
+ "column": "9",
+ "line": "478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_REVISION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@21951@macro@SCB_CPUID_REVISION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CPUID_REVISION_Msk",
+ "location": {
+ "column": "9",
+ "line": "479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CPUID_REVISION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22133@macro@SCB_ICSR_NMIPENDSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_NMIPENDSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_NMIPENDSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22262@macro@SCB_ICSR_NMIPENDSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_NMIPENDSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_NMIPENDSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22389@macro@SCB_ICSR_PENDSVSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSVSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSVSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22517@macro@SCB_ICSR_PENDSVSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSVSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "486",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSVSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22643@macro@SCB_ICSR_PENDSVCLR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSVCLR_Pos",
+ "location": {
+ "column": "9",
+ "line": "488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSVCLR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22771@macro@SCB_ICSR_PENDSVCLR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSVCLR_Msk",
+ "location": {
+ "column": "9",
+ "line": "489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSVCLR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@22897@macro@SCB_ICSR_PENDSTSET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSTSET_Pos",
+ "location": {
+ "column": "9",
+ "line": "491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSTSET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23025@macro@SCB_ICSR_PENDSTSET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSTSET_Msk",
+ "location": {
+ "column": "9",
+ "line": "492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSTSET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23151@macro@SCB_ICSR_PENDSTCLR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSTCLR_Pos",
+ "location": {
+ "column": "9",
+ "line": "494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSTCLR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23279@macro@SCB_ICSR_PENDSTCLR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_PENDSTCLR_Msk",
+ "location": {
+ "column": "9",
+ "line": "495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_PENDSTCLR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23405@macro@SCB_ICSR_ISRPREEMPT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_ISRPREEMPT_Pos",
+ "location": {
+ "column": "9",
+ "line": "497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_ISRPREEMPT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23534@macro@SCB_ICSR_ISRPREEMPT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_ISRPREEMPT_Msk",
+ "location": {
+ "column": "9",
+ "line": "498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_ISRPREEMPT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23661@macro@SCB_ICSR_ISRPENDING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_ISRPENDING_Pos",
+ "location": {
+ "column": "9",
+ "line": "500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_ISRPENDING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23790@macro@SCB_ICSR_ISRPENDING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_ISRPENDING_Msk",
+ "location": {
+ "column": "9",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_ISRPENDING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@23917@macro@SCB_ICSR_VECTPENDING_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_VECTPENDING_Pos",
+ "location": {
+ "column": "9",
+ "line": "503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_VECTPENDING_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24047@macro@SCB_ICSR_VECTPENDING_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_VECTPENDING_Msk",
+ "location": {
+ "column": "9",
+ "line": "504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_VECTPENDING_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24175@macro@SCB_ICSR_RETTOBASE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_RETTOBASE_Pos",
+ "location": {
+ "column": "9",
+ "line": "506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_RETTOBASE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24303@macro@SCB_ICSR_RETTOBASE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_RETTOBASE_Msk",
+ "location": {
+ "column": "9",
+ "line": "507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_RETTOBASE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24429@macro@SCB_ICSR_VECTACTIVE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_VECTACTIVE_Pos",
+ "location": {
+ "column": "9",
+ "line": "509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_VECTACTIVE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24558@macro@SCB_ICSR_VECTACTIVE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_ICSR_VECTACTIVE_Msk",
+ "location": {
+ "column": "9",
+ "line": "510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_ICSR_VECTACTIVE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24737@macro@SCB_VTOR_TBLOFF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_VTOR_TBLOFF_Pos",
+ "location": {
+ "column": "9",
+ "line": "513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_VTOR_TBLOFF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@24862@macro@SCB_VTOR_TBLOFF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_VTOR_TBLOFF_Msk",
+ "location": {
+ "column": "9",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_VTOR_TBLOFF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25057@macro@SCB_AIRCR_VECTKEY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTKEY_Pos",
+ "location": {
+ "column": "9",
+ "line": "517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTKEY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25184@macro@SCB_AIRCR_VECTKEY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTKEY_Msk",
+ "location": {
+ "column": "9",
+ "line": "518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTKEY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25309@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
+ "location": {
+ "column": "9",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25440@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
+ "location": {
+ "column": "9",
+ "line": "521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25569@macro@SCB_AIRCR_ENDIANESS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_ENDIANESS_Pos",
+ "location": {
+ "column": "9",
+ "line": "523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_ENDIANESS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25698@macro@SCB_AIRCR_ENDIANESS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_ENDIANESS_Msk",
+ "location": {
+ "column": "9",
+ "line": "524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_ENDIANESS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25825@macro@SCB_AIRCR_PRIGROUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_PRIGROUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_PRIGROUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@25953@macro@SCB_AIRCR_PRIGROUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_PRIGROUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_PRIGROUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26079@macro@SCB_AIRCR_SYSRESETREQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_SYSRESETREQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_SYSRESETREQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26210@macro@SCB_AIRCR_SYSRESETREQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_SYSRESETREQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_SYSRESETREQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26339@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
+ "location": {
+ "column": "9",
+ "line": "532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26472@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
+ "location": {
+ "column": "9",
+ "line": "533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26603@macro@SCB_AIRCR_VECTRESET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTRESET_Pos",
+ "location": {
+ "column": "9",
+ "line": "535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTRESET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26732@macro@SCB_AIRCR_VECTRESET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_AIRCR_VECTRESET_Msk",
+ "location": {
+ "column": "9",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_AIRCR_VECTRESET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@26906@macro@SCB_SCR_SEVONPEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SEVONPEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SEVONPEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27033@macro@SCB_SCR_SEVONPEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SEVONPEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SEVONPEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27158@macro@SCB_SCR_SLEEPDEEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SLEEPDEEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SLEEPDEEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27285@macro@SCB_SCR_SLEEPDEEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SLEEPDEEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SLEEPDEEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27410@macro@SCB_SCR_SLEEPONEXIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SLEEPONEXIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SLEEPONEXIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27539@macro@SCB_SCR_SLEEPONEXIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SCR_SLEEPONEXIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SCR_SLEEPONEXIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27720@macro@SCB_CCR_STKALIGN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_STKALIGN_Pos",
+ "location": {
+ "column": "9",
+ "line": "549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_STKALIGN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27846@macro@SCB_CCR_STKALIGN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_STKALIGN_Msk",
+ "location": {
+ "column": "9",
+ "line": "550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_STKALIGN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@27970@macro@SCB_CCR_BFHFNMIGN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_BFHFNMIGN_Pos",
+ "location": {
+ "column": "9",
+ "line": "552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_BFHFNMIGN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28097@macro@SCB_CCR_BFHFNMIGN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_BFHFNMIGN_Msk",
+ "location": {
+ "column": "9",
+ "line": "553",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_BFHFNMIGN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28222@macro@SCB_CCR_DIV_0_TRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_DIV_0_TRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_DIV_0_TRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28349@macro@SCB_CCR_DIV_0_TRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_DIV_0_TRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_DIV_0_TRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28474@macro@SCB_CCR_UNALIGN_TRP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_UNALIGN_TRP_Pos",
+ "location": {
+ "column": "9",
+ "line": "558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_UNALIGN_TRP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28603@macro@SCB_CCR_UNALIGN_TRP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_UNALIGN_TRP_Msk",
+ "location": {
+ "column": "9",
+ "line": "559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_UNALIGN_TRP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28730@macro@SCB_CCR_USERSETMPEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_USERSETMPEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_USERSETMPEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28860@macro@SCB_CCR_USERSETMPEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_USERSETMPEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_USERSETMPEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@28988@macro@SCB_CCR_NONBASETHRDENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_NONBASETHRDENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_NONBASETHRDENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29120@macro@SCB_CCR_NONBASETHRDENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CCR_NONBASETHRDENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CCR_NONBASETHRDENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29315@macro@SCB_SHCSR_USGFAULTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29446@macro@SCB_SHCSR_USGFAULTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29575@macro@SCB_SHCSR_BUSFAULTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29706@macro@SCB_SHCSR_BUSFAULTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "572",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29835@macro@SCB_SHCSR_MEMFAULTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@29966@macro@SCB_SHCSR_MEMFAULTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30095@macro@SCB_SHCSR_SVCALLPENDED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SVCALLPENDED_Pos",
+ "location": {
+ "column": "9",
+ "line": "577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SVCALLPENDED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30227@macro@SCB_SHCSR_SVCALLPENDED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SVCALLPENDED_Msk",
+ "location": {
+ "column": "9",
+ "line": "578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SVCALLPENDED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30357@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
+ "location": {
+ "column": "9",
+ "line": "580",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30491@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
+ "location": {
+ "column": "9",
+ "line": "581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30623@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
+ "location": {
+ "column": "9",
+ "line": "583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30757@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
+ "location": {
+ "column": "9",
+ "line": "584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@30889@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
+ "location": {
+ "column": "9",
+ "line": "586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31023@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
+ "location": {
+ "column": "9",
+ "line": "587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31155@macro@SCB_SHCSR_SYSTICKACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SYSTICKACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SYSTICKACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31285@macro@SCB_SHCSR_SYSTICKACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SYSTICKACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SYSTICKACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31413@macro@SCB_SHCSR_PENDSVACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_PENDSVACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_PENDSVACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31542@macro@SCB_SHCSR_PENDSVACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_PENDSVACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_PENDSVACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31669@macro@SCB_SHCSR_MONITORACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MONITORACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MONITORACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31799@macro@SCB_SHCSR_MONITORACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MONITORACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MONITORACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@31927@macro@SCB_SHCSR_SVCALLACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SVCALLACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SVCALLACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32056@macro@SCB_SHCSR_SVCALLACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_SVCALLACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_SVCALLACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32183@macro@SCB_SHCSR_USGFAULTACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32314@macro@SCB_SHCSR_USGFAULTACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_USGFAULTACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_USGFAULTACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32443@macro@SCB_SHCSR_BUSFAULTACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32574@macro@SCB_SHCSR_BUSFAULTACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_BUSFAULTACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_BUSFAULTACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32703@macro@SCB_SHCSR_MEMFAULTACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@32834@macro@SCB_SHCSR_MEMFAULTACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_SHCSR_MEMFAULTACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_SHCSR_MEMFAULTACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33021@macro@SCB_CFSR_USGFAULTSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_USGFAULTSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_USGFAULTSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33167@macro@SCB_CFSR_USGFAULTSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_USGFAULTSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_USGFAULTSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33311@macro@SCB_CFSR_BUSFAULTSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_BUSFAULTSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_BUSFAULTSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33455@macro@SCB_CFSR_BUSFAULTSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_BUSFAULTSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_BUSFAULTSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33597@macro@SCB_CFSR_MEMFAULTSR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MEMFAULTSR_Pos",
+ "location": {
+ "column": "9",
+ "line": "617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MEMFAULTSR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33751@macro@SCB_CFSR_MEMFAULTSR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MEMFAULTSR_Msk",
+ "location": {
+ "column": "9",
+ "line": "618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MEMFAULTSR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@33991@macro@SCB_CFSR_MMARVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MMARVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MMARVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34127@macro@SCB_CFSR_MMARVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MMARVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MMARVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34261@macro@SCB_CFSR_MLSPERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MLSPERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MLSPERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34395@macro@SCB_CFSR_MLSPERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MLSPERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MLSPERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34527@macro@SCB_CFSR_MSTKERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MSTKERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MSTKERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34661@macro@SCB_CFSR_MSTKERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MSTKERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MSTKERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34793@macro@SCB_CFSR_MUNSTKERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MUNSTKERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "630",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MUNSTKERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@34929@macro@SCB_CFSR_MUNSTKERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_MUNSTKERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "631",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_MUNSTKERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35063@macro@SCB_CFSR_DACCVIOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_DACCVIOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_DACCVIOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35198@macro@SCB_CFSR_DACCVIOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_DACCVIOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "634",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_DACCVIOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35331@macro@SCB_CFSR_IACCVIOL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IACCVIOL_Pos",
+ "location": {
+ "column": "9",
+ "line": "636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IACCVIOL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35466@macro@SCB_CFSR_IACCVIOL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IACCVIOL_Msk",
+ "location": {
+ "column": "9",
+ "line": "637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IACCVIOL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35680@macro@SCB_CFSR_BFARVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_BFARVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_BFARVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35815@macro@SCB_CFSR_BFARVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_BFARVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_BFARVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@35948@macro@SCB_CFSR_LSPERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_LSPERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_LSPERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36080@macro@SCB_CFSR_LSPERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_LSPERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_LSPERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36210@macro@SCB_CFSR_STKERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_STKERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_STKERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36342@macro@SCB_CFSR_STKERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_STKERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_STKERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36472@macro@SCB_CFSR_UNSTKERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNSTKERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNSTKERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36606@macro@SCB_CFSR_UNSTKERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNSTKERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNSTKERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36738@macro@SCB_CFSR_IMPRECISERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IMPRECISERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IMPRECISERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@36875@macro@SCB_CFSR_IMPRECISERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IMPRECISERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IMPRECISERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37010@macro@SCB_CFSR_PRECISERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_PRECISERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_PRECISERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37145@macro@SCB_CFSR_PRECISERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_PRECISERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_PRECISERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37278@macro@SCB_CFSR_IBUSERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IBUSERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "658",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IBUSERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37411@macro@SCB_CFSR_IBUSERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_IBUSERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_IBUSERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37625@macro@SCB_CFSR_DIVBYZERO_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_DIVBYZERO_Pos",
+ "location": {
+ "column": "9",
+ "line": "662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_DIVBYZERO_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37760@macro@SCB_CFSR_DIVBYZERO_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_DIVBYZERO_Msk",
+ "location": {
+ "column": "9",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_DIVBYZERO_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@37893@macro@SCB_CFSR_UNALIGNED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNALIGNED_Pos",
+ "location": {
+ "column": "9",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNALIGNED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38028@macro@SCB_CFSR_UNALIGNED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNALIGNED_Msk",
+ "location": {
+ "column": "9",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNALIGNED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38161@macro@SCB_CFSR_NOCP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_NOCP_Pos",
+ "location": {
+ "column": "9",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_NOCP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38291@macro@SCB_CFSR_NOCP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_NOCP_Msk",
+ "location": {
+ "column": "9",
+ "line": "669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_NOCP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38419@macro@SCB_CFSR_INVPC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_INVPC_Pos",
+ "location": {
+ "column": "9",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_INVPC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38550@macro@SCB_CFSR_INVPC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_INVPC_Msk",
+ "location": {
+ "column": "9",
+ "line": "672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_INVPC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38679@macro@SCB_CFSR_INVSTATE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_INVSTATE_Pos",
+ "location": {
+ "column": "9",
+ "line": "674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_INVSTATE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38813@macro@SCB_CFSR_INVSTATE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_INVSTATE_Msk",
+ "location": {
+ "column": "9",
+ "line": "675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_INVSTATE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@38945@macro@SCB_CFSR_UNDEFINSTR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNDEFINSTR_Pos",
+ "location": {
+ "column": "9",
+ "line": "677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNDEFINSTR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39081@macro@SCB_CFSR_UNDEFINSTR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_CFSR_UNDEFINSTR_Msk",
+ "location": {
+ "column": "9",
+ "line": "678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_CFSR_UNDEFINSTR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39265@macro@SCB_HFSR_DEBUGEVT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_DEBUGEVT_Pos",
+ "location": {
+ "column": "9",
+ "line": "681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_DEBUGEVT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39392@macro@SCB_HFSR_DEBUGEVT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_DEBUGEVT_Msk",
+ "location": {
+ "column": "9",
+ "line": "682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_DEBUGEVT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39517@macro@SCB_HFSR_FORCED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_FORCED_Pos",
+ "location": {
+ "column": "9",
+ "line": "684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_FORCED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39642@macro@SCB_HFSR_FORCED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_FORCED_Msk",
+ "location": {
+ "column": "9",
+ "line": "685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_FORCED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39765@macro@SCB_HFSR_VECTTBL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_VECTTBL_Pos",
+ "location": {
+ "column": "9",
+ "line": "687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_VECTTBL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@39891@macro@SCB_HFSR_VECTTBL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_HFSR_VECTTBL_Msk",
+ "location": {
+ "column": "9",
+ "line": "688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_HFSR_VECTTBL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40066@macro@SCB_DFSR_EXTERNAL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_EXTERNAL_Pos",
+ "location": {
+ "column": "9",
+ "line": "691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_EXTERNAL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40193@macro@SCB_DFSR_EXTERNAL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_EXTERNAL_Msk",
+ "location": {
+ "column": "9",
+ "line": "692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_EXTERNAL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40318@macro@SCB_DFSR_VCATCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_VCATCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_VCATCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40443@macro@SCB_DFSR_VCATCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_VCATCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_VCATCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40566@macro@SCB_DFSR_DWTTRAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_DWTTRAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_DWTTRAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40692@macro@SCB_DFSR_DWTTRAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_DWTTRAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_DWTTRAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40816@macro@SCB_DFSR_BKPT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_BKPT_Pos",
+ "location": {
+ "column": "9",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_BKPT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@40939@macro@SCB_DFSR_BKPT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_BKPT_Msk",
+ "location": {
+ "column": "9",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_BKPT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@41060@macro@SCB_DFSR_HALTED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_HALTED_Pos",
+ "location": {
+ "column": "9",
+ "line": "703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_HALTED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@41185@macro@SCB_DFSR_HALTED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_DFSR_HALTED_Msk",
+ "location": {
+ "column": "9",
+ "line": "704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_DFSR_HALTED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SCnSCB_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_719_9"
+ },
+ {
+ "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ICTR",
+ "location": {
+ "column": "18",
+ "line": "722",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ICTR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_719_9"
+ },
+ {
+ "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ACTLR",
+ "location": {
+ "column": "18",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ACTLR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_719_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SCnSCB_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SCnSCB_Type",
+ "location": {
+ "column": "3",
+ "line": "724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@41966@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
+ "location": {
+ "column": "9",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42089@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
+ "location": {
+ "column": "9",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42256@macro@SCnSCB_ACTLR_DISOOFP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISOOFP_Pos",
+ "location": {
+ "column": "9",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISOOFP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42376@macro@SCnSCB_ACTLR_DISOOFP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISOOFP_Msk",
+ "location": {
+ "column": "9",
+ "line": "732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISOOFP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42494@macro@SCnSCB_ACTLR_DISFPCA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISFPCA_Pos",
+ "location": {
+ "column": "9",
+ "line": "734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISFPCA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42614@macro@SCnSCB_ACTLR_DISFPCA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISFPCA_Msk",
+ "location": {
+ "column": "9",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISFPCA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42732@macro@SCnSCB_ACTLR_DISFOLD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISFOLD_Pos",
+ "location": {
+ "column": "9",
+ "line": "737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISFOLD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42852@macro@SCnSCB_ACTLR_DISFOLD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISFOLD_Msk",
+ "location": {
+ "column": "9",
+ "line": "738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISFOLD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@42970@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
+ "location": {
+ "column": "9",
+ "line": "740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@43093@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
+ "location": {
+ "column": "9",
+ "line": "741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@43214@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@43337@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@SysTick_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "759",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@SysTick_Type@FI@CTRL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CTRL",
+ "location": {
+ "column": "18",
+ "line": "761",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CTRL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_759_9"
+ },
+ {
+ "ID": "c:@SA@SysTick_Type@FI@LOAD",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LOAD",
+ "location": {
+ "column": "18",
+ "line": "762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "LOAD",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_759_9"
+ },
+ {
+ "ID": "c:@SA@SysTick_Type@FI@VAL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "VAL",
+ "location": {
+ "column": "18",
+ "line": "763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "VAL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_759_9"
+ },
+ {
+ "ID": "c:@SA@SysTick_Type@FI@CALIB",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CALIB",
+ "location": {
+ "column": "18",
+ "line": "764",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CALIB",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_759_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@SysTick_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct SysTick_Type",
+ "location": {
+ "column": "3",
+ "line": "765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44246@macro@SysTick_CTRL_COUNTFLAG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_COUNTFLAG_Pos",
+ "location": {
+ "column": "9",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_COUNTFLAG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44378@macro@SysTick_CTRL_COUNTFLAG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_COUNTFLAG_Msk",
+ "location": {
+ "column": "9",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_COUNTFLAG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44508@macro@SysTick_CTRL_CLKSOURCE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_CLKSOURCE_Pos",
+ "location": {
+ "column": "9",
+ "line": "771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_CLKSOURCE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44640@macro@SysTick_CTRL_CLKSOURCE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_CLKSOURCE_Msk",
+ "location": {
+ "column": "9",
+ "line": "772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_CLKSOURCE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44770@macro@SysTick_CTRL_TICKINT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_TICKINT_Pos",
+ "location": {
+ "column": "9",
+ "line": "774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_TICKINT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@44900@macro@SysTick_CTRL_TICKINT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_TICKINT_Msk",
+ "location": {
+ "column": "9",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_TICKINT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45028@macro@SysTick_CTRL_ENABLE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_ENABLE_Pos",
+ "location": {
+ "column": "9",
+ "line": "777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_ENABLE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45157@macro@SysTick_CTRL_ENABLE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CTRL_ENABLE_Msk",
+ "location": {
+ "column": "9",
+ "line": "778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CTRL_ENABLE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45327@macro@SysTick_LOAD_RELOAD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_LOAD_RELOAD_Pos",
+ "location": {
+ "column": "9",
+ "line": "781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_LOAD_RELOAD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45456@macro@SysTick_LOAD_RELOAD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_LOAD_RELOAD_Msk",
+ "location": {
+ "column": "9",
+ "line": "782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_LOAD_RELOAD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45627@macro@SysTick_VAL_CURRENT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_VAL_CURRENT_Pos",
+ "location": {
+ "column": "9",
+ "line": "785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_VAL_CURRENT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45756@macro@SysTick_VAL_CURRENT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_VAL_CURRENT_Msk",
+ "location": {
+ "column": "9",
+ "line": "786",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_VAL_CURRENT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@45931@macro@SysTick_CALIB_NOREF_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_NOREF_Pos",
+ "location": {
+ "column": "9",
+ "line": "789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_NOREF_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@46060@macro@SysTick_CALIB_NOREF_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_NOREF_Msk",
+ "location": {
+ "column": "9",
+ "line": "790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_NOREF_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@46187@macro@SysTick_CALIB_SKEW_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_SKEW_Pos",
+ "location": {
+ "column": "9",
+ "line": "792",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_SKEW_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@46315@macro@SysTick_CALIB_SKEW_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_SKEW_Msk",
+ "location": {
+ "column": "9",
+ "line": "793",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_SKEW_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@46441@macro@SysTick_CALIB_TENMS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_TENMS_Pos",
+ "location": {
+ "column": "9",
+ "line": "795",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_TENMS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@46570@macro@SysTick_CALIB_TENMS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_CALIB_TENMS_Msk",
+ "location": {
+ "column": "9",
+ "line": "796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_CALIB_TENMS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@ITM_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u8",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "u8",
+ "location": {
+ "column": "22",
+ "line": "815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "u8",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u16",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "u16",
+ "location": {
+ "column": "22",
+ "line": "816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "u16",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u32",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "u32",
+ "location": {
+ "column": "22",
+ "line": "817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "u32",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PORT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PORT",
+ "location": {
+ "column": "6",
+ "line": "818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PORT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@TER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TER",
+ "location": {
+ "column": "18",
+ "line": "820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TER",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "18",
+ "line": "821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@TPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TPR",
+ "location": {
+ "column": "18",
+ "line": "822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "18",
+ "line": "823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@TCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TCR",
+ "location": {
+ "column": "18",
+ "line": "824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "18",
+ "line": "825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@IWR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IWR",
+ "location": {
+ "column": "18",
+ "line": "826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IWR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@IRR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IRR",
+ "location": {
+ "column": "18",
+ "line": "827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IRR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@IMCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IMCR",
+ "location": {
+ "column": "18",
+ "line": "828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "IMCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "18",
+ "line": "829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@LAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LAR",
+ "location": {
+ "column": "18",
+ "line": "830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "LAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@LSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LSR",
+ "location": {
+ "column": "18",
+ "line": "831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "LSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "18",
+ "line": "832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID4",
+ "location": {
+ "column": "18",
+ "line": "833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID4",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID5",
+ "location": {
+ "column": "18",
+ "line": "834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID5",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID6",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID6",
+ "location": {
+ "column": "18",
+ "line": "835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID6",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID7",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID7",
+ "location": {
+ "column": "18",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID7",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID0",
+ "location": {
+ "column": "18",
+ "line": "837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID1",
+ "location": {
+ "column": "18",
+ "line": "838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID2",
+ "location": {
+ "column": "18",
+ "line": "839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@PID3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PID3",
+ "location": {
+ "column": "18",
+ "line": "840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PID3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@CID0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CID0",
+ "location": {
+ "column": "18",
+ "line": "841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CID0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@CID1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CID1",
+ "location": {
+ "column": "18",
+ "line": "842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CID1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@CID2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CID2",
+ "location": {
+ "column": "18",
+ "line": "843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CID2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ },
+ {
+ "ID": "c:@SA@ITM_Type@FI@CID3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CID3",
+ "location": {
+ "column": "18",
+ "line": "844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CID3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_811_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ITM_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct ITM_Type",
+ "location": {
+ "column": "3",
+ "line": "845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@49874@macro@ITM_TPR_PRIVMASK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TPR_PRIVMASK_Pos",
+ "location": {
+ "column": "9",
+ "line": "848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TPR_PRIVMASK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50000@macro@ITM_TPR_PRIVMASK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TPR_PRIVMASK_Msk",
+ "location": {
+ "column": "9",
+ "line": "849",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TPR_PRIVMASK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50170@macro@ITM_TCR_BUSY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_BUSY_Pos",
+ "location": {
+ "column": "9",
+ "line": "852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_BUSY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50292@macro@ITM_TCR_BUSY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_BUSY_Msk",
+ "location": {
+ "column": "9",
+ "line": "853",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_BUSY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50412@macro@ITM_TCR_TraceBusID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TraceBusID_Pos",
+ "location": {
+ "column": "9",
+ "line": "855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TraceBusID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50535@macro@ITM_TCR_TraceBusID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TraceBusID_Msk",
+ "location": {
+ "column": "9",
+ "line": "856",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TraceBusID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50656@macro@ITM_TCR_GTSFREQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_GTSFREQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_GTSFREQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50800@macro@ITM_TCR_GTSFREQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_GTSFREQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_GTSFREQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@50942@macro@ITM_TCR_TSPrescale_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TSPrescale_Pos",
+ "location": {
+ "column": "9",
+ "line": "861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TSPrescale_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51070@macro@ITM_TCR_TSPrescale_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TSPrescale_Msk",
+ "location": {
+ "column": "9",
+ "line": "862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TSPrescale_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51196@macro@ITM_TCR_SWOENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_SWOENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_SWOENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51320@macro@ITM_TCR_SWOENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_SWOENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_SWOENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51442@macro@ITM_TCR_DWTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_DWTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_DWTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51566@macro@ITM_TCR_DWTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_DWTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_DWTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51688@macro@ITM_TCR_SYNCENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_SYNCENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_SYNCENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51813@macro@ITM_TCR_SYNCENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_SYNCENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "871",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_SYNCENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@51936@macro@ITM_TCR_TSENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TSENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "873",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TSENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52059@macro@ITM_TCR_TSENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_TSENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_TSENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52180@macro@ITM_TCR_ITMENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_ITMENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "876",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_ITMENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52312@macro@ITM_TCR_ITMENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_TCR_ITMENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "877",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_TCR_ITMENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52492@macro@ITM_IWR_ATVALIDM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IWR_ATVALIDM_Pos",
+ "location": {
+ "column": "9",
+ "line": "880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IWR_ATVALIDM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52618@macro@ITM_IWR_ATVALIDM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IWR_ATVALIDM_Msk",
+ "location": {
+ "column": "9",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IWR_ATVALIDM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52791@macro@ITM_IRR_ATREADYM_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IRR_ATREADYM_Pos",
+ "location": {
+ "column": "9",
+ "line": "884",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IRR_ATREADYM_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@52917@macro@ITM_IRR_ATREADYM_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IRR_ATREADYM_Msk",
+ "location": {
+ "column": "9",
+ "line": "885",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IRR_ATREADYM_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53098@macro@ITM_IMCR_INTEGRATION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IMCR_INTEGRATION_Pos",
+ "location": {
+ "column": "9",
+ "line": "888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IMCR_INTEGRATION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53228@macro@ITM_IMCR_INTEGRATION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_IMCR_INTEGRATION_Msk",
+ "location": {
+ "column": "9",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_IMCR_INTEGRATION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53400@macro@ITM_LSR_ByteAcc_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_ByteAcc_Pos",
+ "location": {
+ "column": "9",
+ "line": "892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_ByteAcc_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53525@macro@ITM_LSR_ByteAcc_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_ByteAcc_Msk",
+ "location": {
+ "column": "9",
+ "line": "893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_ByteAcc_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53648@macro@ITM_LSR_Access_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_Access_Pos",
+ "location": {
+ "column": "9",
+ "line": "895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_Access_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53772@macro@ITM_LSR_Access_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_Access_Msk",
+ "location": {
+ "column": "9",
+ "line": "896",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_Access_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@53894@macro@ITM_LSR_Present_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_Present_Pos",
+ "location": {
+ "column": "9",
+ "line": "898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_Present_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@54019@macro@ITM_LSR_Present_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_LSR_Present_Msk",
+ "location": {
+ "column": "9",
+ "line": "899",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_LSR_Present_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DWT_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "914",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DWT_Type@FI@CTRL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CTRL",
+ "location": {
+ "column": "18",
+ "line": "916",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CTRL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@CYCCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CYCCNT",
+ "location": {
+ "column": "18",
+ "line": "917",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CYCCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@CPICNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CPICNT",
+ "location": {
+ "column": "18",
+ "line": "918",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CPICNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@EXCCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "EXCCNT",
+ "location": {
+ "column": "18",
+ "line": "919",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXCCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SLEEPCNT",
+ "location": {
+ "column": "18",
+ "line": "920",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SLEEPCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@LSUCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LSUCNT",
+ "location": {
+ "column": "18",
+ "line": "921",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "LSUCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FOLDCNT",
+ "location": {
+ "column": "18",
+ "line": "922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FOLDCNT",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@PCSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PCSR",
+ "location": {
+ "column": "18",
+ "line": "923",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PCSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@COMP0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "COMP0",
+ "location": {
+ "column": "18",
+ "line": "924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "COMP0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@MASK0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MASK0",
+ "location": {
+ "column": "18",
+ "line": "925",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MASK0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FUNCTION0",
+ "location": {
+ "column": "18",
+ "line": "926",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FUNCTION0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "927",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@COMP1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "COMP1",
+ "location": {
+ "column": "18",
+ "line": "928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "COMP1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@MASK1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MASK1",
+ "location": {
+ "column": "18",
+ "line": "929",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MASK1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FUNCTION1",
+ "location": {
+ "column": "18",
+ "line": "930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FUNCTION1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "18",
+ "line": "931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@COMP2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "COMP2",
+ "location": {
+ "column": "18",
+ "line": "932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "COMP2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@MASK2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MASK2",
+ "location": {
+ "column": "18",
+ "line": "933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MASK2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FUNCTION2",
+ "location": {
+ "column": "18",
+ "line": "934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FUNCTION2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "18",
+ "line": "935",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@COMP3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "COMP3",
+ "location": {
+ "column": "18",
+ "line": "936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "COMP3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@MASK3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MASK3",
+ "location": {
+ "column": "18",
+ "line": "937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MASK3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ },
+ {
+ "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FUNCTION3",
+ "location": {
+ "column": "18",
+ "line": "938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FUNCTION3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_914_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DWT_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DWT_Type",
+ "location": {
+ "column": "3",
+ "line": "939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@56477@macro@DWT_CTRL_NUMCOMP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NUMCOMP_Pos",
+ "location": {
+ "column": "9",
+ "line": "942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NUMCOMP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@56600@macro@DWT_CTRL_NUMCOMP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NUMCOMP_Msk",
+ "location": {
+ "column": "9",
+ "line": "943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NUMCOMP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@56721@macro@DWT_CTRL_NOTRCPKT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOTRCPKT_Pos",
+ "location": {
+ "column": "9",
+ "line": "945",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOTRCPKT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@56845@macro@DWT_CTRL_NOTRCPKT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOTRCPKT_Msk",
+ "location": {
+ "column": "9",
+ "line": "946",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOTRCPKT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@56967@macro@DWT_CTRL_NOEXTTRIG_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOEXTTRIG_Pos",
+ "location": {
+ "column": "9",
+ "line": "948",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOEXTTRIG_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57092@macro@DWT_CTRL_NOEXTTRIG_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOEXTTRIG_Msk",
+ "location": {
+ "column": "9",
+ "line": "949",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOEXTTRIG_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57215@macro@DWT_CTRL_NOCYCCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOCYCCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "951",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOCYCCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57339@macro@DWT_CTRL_NOCYCCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOCYCCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "952",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOCYCCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57461@macro@DWT_CTRL_NOPRFCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOPRFCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOPRFCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57585@macro@DWT_CTRL_NOPRFCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_NOPRFCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "955",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_NOPRFCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57707@macro@DWT_CTRL_CYCEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57832@macro@DWT_CTRL_CYCEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "958",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@57955@macro@DWT_CTRL_FOLDEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_FOLDEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "960",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_FOLDEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58081@macro@DWT_CTRL_FOLDEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_FOLDEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "961",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_FOLDEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58205@macro@DWT_CTRL_LSUEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_LSUEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "963",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_LSUEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58330@macro@DWT_CTRL_LSUEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_LSUEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "964",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_LSUEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58453@macro@DWT_CTRL_SLEEPEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_SLEEPEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_SLEEPEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58580@macro@DWT_CTRL_SLEEPEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_SLEEPEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_SLEEPEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58705@macro@DWT_CTRL_EXCEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_EXCEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_EXCEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58830@macro@DWT_CTRL_EXCEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_EXCEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "970",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_EXCEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@58953@macro@DWT_CTRL_CPIEVTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CPIEVTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CPIEVTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59078@macro@DWT_CTRL_CPIEVTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CPIEVTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "973",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CPIEVTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59201@macro@DWT_CTRL_EXCTRCENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_EXCTRCENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "975",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_EXCTRCENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59326@macro@DWT_CTRL_EXCTRCENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_EXCTRCENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "976",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_EXCTRCENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59449@macro@DWT_CTRL_PCSAMPLENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_PCSAMPLENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "978",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_PCSAMPLENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59575@macro@DWT_CTRL_PCSAMPLENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_PCSAMPLENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_PCSAMPLENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59699@macro@DWT_CTRL_SYNCTAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_SYNCTAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_SYNCTAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59822@macro@DWT_CTRL_SYNCTAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_SYNCTAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_SYNCTAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@59943@macro@DWT_CTRL_CYCTAP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCTAP_Pos",
+ "location": {
+ "column": "9",
+ "line": "984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCTAP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60065@macro@DWT_CTRL_CYCTAP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCTAP_Msk",
+ "location": {
+ "column": "9",
+ "line": "985",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCTAP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60185@macro@DWT_CTRL_POSTINIT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_POSTINIT_Pos",
+ "location": {
+ "column": "9",
+ "line": "987",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_POSTINIT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60309@macro@DWT_CTRL_POSTINIT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_POSTINIT_Msk",
+ "location": {
+ "column": "9",
+ "line": "988",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_POSTINIT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60431@macro@DWT_CTRL_POSTPRESET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_POSTPRESET_Pos",
+ "location": {
+ "column": "9",
+ "line": "990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_POSTPRESET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60557@macro@DWT_CTRL_POSTPRESET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_POSTPRESET_Msk",
+ "location": {
+ "column": "9",
+ "line": "991",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_POSTPRESET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60681@macro@DWT_CTRL_CYCCNTENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCCNTENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCCNTENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60806@macro@DWT_CTRL_CYCCNTENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CTRL_CYCCNTENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "994",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CTRL_CYCCNTENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@60971@macro@DWT_CPICNT_CPICNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CPICNT_CPICNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "997",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CPICNT_CPICNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61095@macro@DWT_CPICNT_CPICNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_CPICNT_CPICNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "998",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_CPICNT_CPICNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61274@macro@DWT_EXCCNT_EXCCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_EXCCNT_EXCCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1001",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_EXCCNT_EXCCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61398@macro@DWT_EXCCNT_EXCCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_EXCCNT_EXCCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1002",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_EXCCNT_EXCCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61564@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61692@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1006",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61860@macro@DWT_LSUCNT_LSUCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_LSUCNT_LSUCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_LSUCNT_LSUCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@61984@macro@DWT_LSUCNT_LSUCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_LSUCNT_LSUCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1010",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_LSUCNT_LSUCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62163@macro@DWT_FOLDCNT_FOLDCNT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FOLDCNT_FOLDCNT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1013",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FOLDCNT_FOLDCNT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62289@macro@DWT_FOLDCNT_FOLDCNT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FOLDCNT_FOLDCNT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FOLDCNT_FOLDCNT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62461@macro@DWT_MASK_MASK_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_MASK_MASK_Pos",
+ "location": {
+ "column": "9",
+ "line": "1017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_MASK_MASK_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62581@macro@DWT_MASK_MASK_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_MASK_MASK_Msk",
+ "location": {
+ "column": "9",
+ "line": "1018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_MASK_MASK_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62751@macro@DWT_FUNCTION_MATCHED_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_MATCHED_Pos",
+ "location": {
+ "column": "9",
+ "line": "1021",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_MATCHED_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@62878@macro@DWT_FUNCTION_MATCHED_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_MATCHED_Msk",
+ "location": {
+ "column": "9",
+ "line": "1022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_MATCHED_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63003@macro@DWT_FUNCTION_DATAVADDR1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVADDR1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1024",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVADDR1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63133@macro@DWT_FUNCTION_DATAVADDR1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVADDR1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVADDR1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63261@macro@DWT_FUNCTION_DATAVADDR0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVADDR0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1027",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVADDR0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63391@macro@DWT_FUNCTION_DATAVADDR0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVADDR0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVADDR0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63519@macro@DWT_FUNCTION_DATAVSIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVSIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVSIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63648@macro@DWT_FUNCTION_DATAVSIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVSIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1031",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVSIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63775@macro@DWT_FUNCTION_LNK1ENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_LNK1ENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1033",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_LNK1ENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@63902@macro@DWT_FUNCTION_LNK1ENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_LNK1ENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_LNK1ENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64027@macro@DWT_FUNCTION_DATAVMATCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVMATCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "1036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVMATCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64157@macro@DWT_FUNCTION_DATAVMATCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_DATAVMATCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "1037",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_DATAVMATCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64285@macro@DWT_FUNCTION_CYCMATCH_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_CYCMATCH_Pos",
+ "location": {
+ "column": "9",
+ "line": "1039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_CYCMATCH_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64413@macro@DWT_FUNCTION_CYCMATCH_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_CYCMATCH_Msk",
+ "location": {
+ "column": "9",
+ "line": "1040",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_CYCMATCH_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64539@macro@DWT_FUNCTION_EMITRANGE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_EMITRANGE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1042",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_EMITRANGE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64668@macro@DWT_FUNCTION_EMITRANGE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_EMITRANGE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1043",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_EMITRANGE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64795@macro@DWT_FUNCTION_FUNCTION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_FUNCTION_Pos",
+ "location": {
+ "column": "9",
+ "line": "1045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_FUNCTION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@64923@macro@DWT_FUNCTION_FUNCTION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_FUNCTION_FUNCTION_Msk",
+ "location": {
+ "column": "9",
+ "line": "1046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_FUNCTION_FUNCTION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@TPI_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "1061",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@TPI_Type@FI@SSPSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SSPSR",
+ "location": {
+ "column": "18",
+ "line": "1063",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SSPSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@CSPSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CSPSR",
+ "location": {
+ "column": "18",
+ "line": "1064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CSPSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "1065",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@ACPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ACPR",
+ "location": {
+ "column": "18",
+ "line": "1066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ACPR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED1",
+ "location": {
+ "column": "18",
+ "line": "1067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@SPPR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SPPR",
+ "location": {
+ "column": "18",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SPPR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED2",
+ "location": {
+ "column": "18",
+ "line": "1069",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@FFSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FFSR",
+ "location": {
+ "column": "18",
+ "line": "1070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FFSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@FFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FFCR",
+ "location": {
+ "column": "18",
+ "line": "1071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FFCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@FSCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FSCR",
+ "location": {
+ "column": "18",
+ "line": "1072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FSCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED3",
+ "location": {
+ "column": "18",
+ "line": "1073",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@TRIGGER",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TRIGGER",
+ "location": {
+ "column": "18",
+ "line": "1074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TRIGGER",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@FIFO0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFO0",
+ "location": {
+ "column": "18",
+ "line": "1075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FIFO0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ITATBCTR2",
+ "location": {
+ "column": "18",
+ "line": "1076",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITATBCTR2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED4",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED4",
+ "location": {
+ "column": "18",
+ "line": "1077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED4",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ITATBCTR0",
+ "location": {
+ "column": "18",
+ "line": "1078",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITATBCTR0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@FIFO1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFO1",
+ "location": {
+ "column": "18",
+ "line": "1079",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FIFO1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@ITCTRL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ITCTRL",
+ "location": {
+ "column": "18",
+ "line": "1080",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITCTRL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED5",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED5",
+ "location": {
+ "column": "18",
+ "line": "1081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED5",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CLAIMSET",
+ "location": {
+ "column": "18",
+ "line": "1082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CLAIMSET",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CLAIMCLR",
+ "location": {
+ "column": "18",
+ "line": "1083",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CLAIMCLR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@RESERVED7",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED7",
+ "location": {
+ "column": "18",
+ "line": "1084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED7",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@DEVID",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DEVID",
+ "location": {
+ "column": "18",
+ "line": "1085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DEVID",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ },
+ {
+ "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DEVTYPE",
+ "location": {
+ "column": "18",
+ "line": "1086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DEVTYPE",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1061_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@TPI_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct TPI_Type",
+ "location": {
+ "column": "3",
+ "line": "1087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@67303@macro@TPI_ACPR_PRESCALER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ACPR_PRESCALER_Pos",
+ "location": {
+ "column": "9",
+ "line": "1090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ACPR_PRESCALER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@67428@macro@TPI_ACPR_PRESCALER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ACPR_PRESCALER_Msk",
+ "location": {
+ "column": "9",
+ "line": "1091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ACPR_PRESCALER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@67605@macro@TPI_SPPR_TXMODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_SPPR_TXMODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_SPPR_TXMODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@67727@macro@TPI_SPPR_TXMODE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_SPPR_TXMODE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_SPPR_TXMODE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@67906@macro@TPI_FFSR_FtNonStop_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FtNonStop_Pos",
+ "location": {
+ "column": "9",
+ "line": "1098",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FtNonStop_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68031@macro@TPI_FFSR_FtNonStop_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FtNonStop_Msk",
+ "location": {
+ "column": "9",
+ "line": "1099",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FtNonStop_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68154@macro@TPI_FFSR_TCPresent_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_TCPresent_Pos",
+ "location": {
+ "column": "9",
+ "line": "1101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_TCPresent_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68279@macro@TPI_FFSR_TCPresent_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_TCPresent_Msk",
+ "location": {
+ "column": "9",
+ "line": "1102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_TCPresent_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68402@macro@TPI_FFSR_FtStopped_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FtStopped_Pos",
+ "location": {
+ "column": "9",
+ "line": "1104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FtStopped_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68527@macro@TPI_FFSR_FtStopped_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FtStopped_Msk",
+ "location": {
+ "column": "9",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FtStopped_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68650@macro@TPI_FFSR_FlInProg_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FlInProg_Pos",
+ "location": {
+ "column": "9",
+ "line": "1107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FlInProg_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68774@macro@TPI_FFSR_FlInProg_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFSR_FlInProg_Msk",
+ "location": {
+ "column": "9",
+ "line": "1108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFSR_FlInProg_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@68956@macro@TPI_FFCR_TrigIn_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFCR_TrigIn_Pos",
+ "location": {
+ "column": "9",
+ "line": "1111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFCR_TrigIn_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69078@macro@TPI_FFCR_TrigIn_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFCR_TrigIn_Msk",
+ "location": {
+ "column": "9",
+ "line": "1112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFCR_TrigIn_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69198@macro@TPI_FFCR_EnFCont_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFCR_EnFCont_Pos",
+ "location": {
+ "column": "9",
+ "line": "1114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFCR_EnFCont_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69321@macro@TPI_FFCR_EnFCont_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FFCR_EnFCont_Msk",
+ "location": {
+ "column": "9",
+ "line": "1115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FFCR_EnFCont_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69482@macro@TPI_TRIGGER_TRIGGER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_TRIGGER_TRIGGER_Pos",
+ "location": {
+ "column": "9",
+ "line": "1118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_TRIGGER_TRIGGER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69608@macro@TPI_TRIGGER_TRIGGER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_TRIGGER_TRIGGER_Msk",
+ "location": {
+ "column": "9",
+ "line": "1119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_TRIGGER_TRIGGER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69793@macro@TPI_FIFO0_ITM_ATVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ITM_ATVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ITM_ATVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@69921@macro@TPI_FIFO0_ITM_ATVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ITM_ATVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ITM_ATVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70047@macro@TPI_FIFO0_ITM_bytecount_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ITM_bytecount_Pos",
+ "location": {
+ "column": "9",
+ "line": "1125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ITM_bytecount_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70177@macro@TPI_FIFO0_ITM_bytecount_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ITM_bytecount_Msk",
+ "location": {
+ "column": "9",
+ "line": "1126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ITM_bytecount_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70305@macro@TPI_FIFO0_ETM_ATVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM_ATVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM_ATVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70433@macro@TPI_FIFO0_ETM_ATVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM_ATVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM_ATVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70559@macro@TPI_FIFO0_ETM_bytecount_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM_bytecount_Pos",
+ "location": {
+ "column": "9",
+ "line": "1131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM_bytecount_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70689@macro@TPI_FIFO0_ETM_bytecount_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM_bytecount_Msk",
+ "location": {
+ "column": "9",
+ "line": "1132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM_bytecount_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70817@macro@TPI_FIFO0_ETM2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@70938@macro@TPI_FIFO0_ETM2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71057@macro@TPI_FIFO0_ETM1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71178@macro@TPI_FIFO0_ETM1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71297@macro@TPI_FIFO0_ETM0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71418@macro@TPI_FIFO0_ETM0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO0_ETM0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO0_ETM0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71579@macro@TPI_ITATBCTR2_ATREADY2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR2_ATREADY2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR2_ATREADY2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71708@macro@TPI_ITATBCTR2_ATREADY2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR2_ATREADY2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR2_ATREADY2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71835@macro@TPI_ITATBCTR2_ATREADY1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR2_ATREADY1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR2_ATREADY1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@71964@macro@TPI_ITATBCTR2_ATREADY1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR2_ATREADY1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR2_ATREADY1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72152@macro@TPI_FIFO1_ITM_ATVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM_ATVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM_ATVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72280@macro@TPI_FIFO1_ITM_ATVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM_ATVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM_ATVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72406@macro@TPI_FIFO1_ITM_bytecount_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM_bytecount_Pos",
+ "location": {
+ "column": "9",
+ "line": "1154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM_bytecount_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72536@macro@TPI_FIFO1_ITM_bytecount_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM_bytecount_Msk",
+ "location": {
+ "column": "9",
+ "line": "1155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM_bytecount_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72664@macro@TPI_FIFO1_ETM_ATVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ETM_ATVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ETM_ATVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72792@macro@TPI_FIFO1_ETM_ATVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ETM_ATVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ETM_ATVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@72918@macro@TPI_FIFO1_ETM_bytecount_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ETM_bytecount_Pos",
+ "location": {
+ "column": "9",
+ "line": "1160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ETM_bytecount_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73048@macro@TPI_FIFO1_ETM_bytecount_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ETM_bytecount_Msk",
+ "location": {
+ "column": "9",
+ "line": "1161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ETM_bytecount_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73176@macro@TPI_FIFO1_ITM2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73297@macro@TPI_FIFO1_ITM2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73416@macro@TPI_FIFO1_ITM1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73537@macro@TPI_FIFO1_ITM1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73656@macro@TPI_FIFO1_ITM0_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM0_Pos",
+ "location": {
+ "column": "9",
+ "line": "1169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM0_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73777@macro@TPI_FIFO1_ITM0_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_FIFO1_ITM0_Msk",
+ "location": {
+ "column": "9",
+ "line": "1170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_FIFO1_ITM0_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@73938@macro@TPI_ITATBCTR0_ATREADY2_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR0_ATREADY2_Pos",
+ "location": {
+ "column": "9",
+ "line": "1173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR0_ATREADY2_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74067@macro@TPI_ITATBCTR0_ATREADY2_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR0_ATREADY2_Msk",
+ "location": {
+ "column": "9",
+ "line": "1174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR0_ATREADY2_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74194@macro@TPI_ITATBCTR0_ATREADY1_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR0_ATREADY1_Pos",
+ "location": {
+ "column": "9",
+ "line": "1176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR0_ATREADY1_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74323@macro@TPI_ITATBCTR0_ATREADY1_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITATBCTR0_ATREADY1_Msk",
+ "location": {
+ "column": "9",
+ "line": "1177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITATBCTR0_ATREADY1_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74507@macro@TPI_ITCTRL_Mode_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITCTRL_Mode_Pos",
+ "location": {
+ "column": "9",
+ "line": "1180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITCTRL_Mode_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74629@macro@TPI_ITCTRL_Mode_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_ITCTRL_Mode_Msk",
+ "location": {
+ "column": "9",
+ "line": "1181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_ITCTRL_Mode_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74787@macro@TPI_DEVID_NRZVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_NRZVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_NRZVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@74912@macro@TPI_DEVID_NRZVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_NRZVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_NRZVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75035@macro@TPI_DEVID_MANCVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_MANCVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_MANCVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75161@macro@TPI_DEVID_MANCVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_MANCVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_MANCVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75285@macro@TPI_DEVID_PTINVALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_PTINVALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_PTINVALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75411@macro@TPI_DEVID_PTINVALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_PTINVALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_PTINVALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75535@macro@TPI_DEVID_MinBufSz_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_MinBufSz_Pos",
+ "location": {
+ "column": "9",
+ "line": "1193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_MinBufSz_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75660@macro@TPI_DEVID_MinBufSz_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_MinBufSz_Msk",
+ "location": {
+ "column": "9",
+ "line": "1194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_MinBufSz_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75783@macro@TPI_DEVID_AsynClkIn_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_AsynClkIn_Pos",
+ "location": {
+ "column": "9",
+ "line": "1196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_AsynClkIn_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@75909@macro@TPI_DEVID_AsynClkIn_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_AsynClkIn_Msk",
+ "location": {
+ "column": "9",
+ "line": "1197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_AsynClkIn_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76033@macro@TPI_DEVID_NrTraceInput_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_NrTraceInput_Pos",
+ "location": {
+ "column": "9",
+ "line": "1199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_NrTraceInput_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76162@macro@TPI_DEVID_NrTraceInput_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVID_NrTraceInput_Msk",
+ "location": {
+ "column": "9",
+ "line": "1200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVID_NrTraceInput_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76329@macro@TPI_DEVTYPE_SubType_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVTYPE_SubType_Pos",
+ "location": {
+ "column": "9",
+ "line": "1203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVTYPE_SubType_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76455@macro@TPI_DEVTYPE_SubType_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVTYPE_SubType_Msk",
+ "location": {
+ "column": "9",
+ "line": "1204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVTYPE_SubType_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76579@macro@TPI_DEVTYPE_MajorType_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVTYPE_MajorType_Pos",
+ "location": {
+ "column": "9",
+ "line": "1206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVTYPE_MajorType_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@76707@macro@TPI_DEVTYPE_MajorType_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_DEVTYPE_MajorType_Msk",
+ "location": {
+ "column": "9",
+ "line": "1207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_DEVTYPE_MajorType_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@MPU_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "1223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@MPU_Type@FI@TYPE",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TYPE",
+ "location": {
+ "column": "18",
+ "line": "1225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TYPE",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@CTRL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "CTRL",
+ "location": {
+ "column": "18",
+ "line": "1226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CTRL",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RNR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RNR",
+ "location": {
+ "column": "18",
+ "line": "1227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RNR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RBAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RBAR",
+ "location": {
+ "column": "18",
+ "line": "1228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RBAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RASR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RASR",
+ "location": {
+ "column": "18",
+ "line": "1229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RASR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RBAR_A1",
+ "location": {
+ "column": "18",
+ "line": "1230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RBAR_A1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RASR_A1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RASR_A1",
+ "location": {
+ "column": "18",
+ "line": "1231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RASR_A1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RBAR_A2",
+ "location": {
+ "column": "18",
+ "line": "1232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RBAR_A2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RASR_A2",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RASR_A2",
+ "location": {
+ "column": "18",
+ "line": "1233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RASR_A2",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RBAR_A3",
+ "location": {
+ "column": "18",
+ "line": "1234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RBAR_A3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Type@FI@RASR_A3",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RASR_A3",
+ "location": {
+ "column": "18",
+ "line": "1235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RASR_A3",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1223_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@MPU_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct MPU_Type",
+ "location": {
+ "column": "3",
+ "line": "1236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78399@macro@MPU_TYPE_RALIASES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_RALIASES",
+ "location": {
+ "column": "9",
+ "line": "1238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_RALIASES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78485@macro@MPU_TYPE_IREGION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_IREGION_Pos",
+ "location": {
+ "column": "9",
+ "line": "1241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_IREGION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78611@macro@MPU_TYPE_IREGION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_IREGION_Msk",
+ "location": {
+ "column": "9",
+ "line": "1242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_IREGION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78735@macro@MPU_TYPE_DREGION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_DREGION_Pos",
+ "location": {
+ "column": "9",
+ "line": "1244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_DREGION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78861@macro@MPU_TYPE_DREGION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_DREGION_Msk",
+ "location": {
+ "column": "9",
+ "line": "1245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_DREGION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@78985@macro@MPU_TYPE_SEPARATE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_SEPARATE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_SEPARATE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79112@macro@MPU_TYPE_SEPARATE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TYPE_SEPARATE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_TYPE_SEPARATE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79277@macro@MPU_CTRL_PRIVDEFENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_PRIVDEFENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_PRIVDEFENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79406@macro@MPU_CTRL_PRIVDEFENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_PRIVDEFENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_PRIVDEFENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79533@macro@MPU_CTRL_HFNMIENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_HFNMIENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_HFNMIENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79660@macro@MPU_CTRL_HFNMIENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_HFNMIENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_HFNMIENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79785@macro@MPU_CTRL_ENABLE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_ENABLE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_ENABLE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@79910@macro@MPU_CTRL_ENABLE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_CTRL_ENABLE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_CTRL_ENABLE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80079@macro@MPU_RNR_REGION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RNR_REGION_Pos",
+ "location": {
+ "column": "9",
+ "line": "1261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RNR_REGION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80203@macro@MPU_RNR_REGION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RNR_REGION_Msk",
+ "location": {
+ "column": "9",
+ "line": "1262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RNR_REGION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80377@macro@MPU_RBAR_ADDR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_ADDR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_ADDR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80500@macro@MPU_RBAR_ADDR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_ADDR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_ADDR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80621@macro@MPU_RBAR_VALID_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_VALID_Pos",
+ "location": {
+ "column": "9",
+ "line": "1268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_VALID_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80745@macro@MPU_RBAR_VALID_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_VALID_Msk",
+ "location": {
+ "column": "9",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_VALID_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80867@macro@MPU_RBAR_REGION_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_REGION_Pos",
+ "location": {
+ "column": "9",
+ "line": "1271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_REGION_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@80992@macro@MPU_RBAR_REGION_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RBAR_REGION_Msk",
+ "location": {
+ "column": "9",
+ "line": "1272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RBAR_REGION_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81173@macro@MPU_RASR_ATTRS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_ATTRS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_ATTRS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81318@macro@MPU_RASR_ATTRS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_ATTRS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_ATTRS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81461@macro@MPU_RASR_XN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_XN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_XN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81588@macro@MPU_RASR_XN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_XN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_XN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81713@macro@MPU_RASR_AP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_AP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_AP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81840@macro@MPU_RASR_AP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_AP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_AP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@81965@macro@MPU_RASR_TEX_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_TEX_Pos",
+ "location": {
+ "column": "9",
+ "line": "1284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_TEX_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82093@macro@MPU_RASR_TEX_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_TEX_Msk",
+ "location": {
+ "column": "9",
+ "line": "1285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_TEX_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82219@macro@MPU_RASR_S_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_S_Pos",
+ "location": {
+ "column": "9",
+ "line": "1287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_S_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82345@macro@MPU_RASR_S_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_S_Msk",
+ "location": {
+ "column": "9",
+ "line": "1288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_S_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82469@macro@MPU_RASR_C_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_C_Pos",
+ "location": {
+ "column": "9",
+ "line": "1290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_C_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82595@macro@MPU_RASR_C_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_C_Msk",
+ "location": {
+ "column": "9",
+ "line": "1291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_C_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82719@macro@MPU_RASR_B_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_B_Pos",
+ "location": {
+ "column": "9",
+ "line": "1293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_B_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82845@macro@MPU_RASR_B_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_B_Msk",
+ "location": {
+ "column": "9",
+ "line": "1294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_B_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@82969@macro@MPU_RASR_SRD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_SRD_Pos",
+ "location": {
+ "column": "9",
+ "line": "1296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_SRD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@83106@macro@MPU_RASR_SRD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_SRD_Msk",
+ "location": {
+ "column": "9",
+ "line": "1297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_SRD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@83241@macro@MPU_RASR_SIZE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_SIZE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_SIZE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@83377@macro@MPU_RASR_SIZE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_SIZE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_SIZE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@83511@macro@MPU_RASR_ENABLE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_ENABLE_Pos",
+ "location": {
+ "column": "9",
+ "line": "1302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_ENABLE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@83647@macro@MPU_RASR_ENABLE_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_RASR_ENABLE_Msk",
+ "location": {
+ "column": "9",
+ "line": "1303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_RASR_ENABLE_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FPU_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FPU_Type@FI@RESERVED0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RESERVED0",
+ "location": {
+ "column": "18",
+ "line": "1321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "RESERVED0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ },
+ {
+ "ID": "c:@SA@FPU_Type@FI@FPCCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FPCCR",
+ "location": {
+ "column": "18",
+ "line": "1322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPCCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ },
+ {
+ "ID": "c:@SA@FPU_Type@FI@FPCAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FPCAR",
+ "location": {
+ "column": "18",
+ "line": "1323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPCAR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ },
+ {
+ "ID": "c:@SA@FPU_Type@FI@FPDSCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FPDSCR",
+ "location": {
+ "column": "18",
+ "line": "1324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPDSCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ },
+ {
+ "ID": "c:@SA@FPU_Type@FI@MVFR0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MVFR0",
+ "location": {
+ "column": "18",
+ "line": "1325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MVFR0",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ },
+ {
+ "ID": "c:@SA@FPU_Type@FI@MVFR1",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MVFR1",
+ "location": {
+ "column": "18",
+ "line": "1326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MVFR1",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1319_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FPU_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FPU_Type",
+ "location": {
+ "column": "3",
+ "line": "1327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@84805@macro@FPU_FPCCR_ASPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_ASPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_ASPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@84930@macro@FPU_FPCCR_ASPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_ASPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_ASPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85053@macro@FPU_FPCCR_LSPEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_LSPEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_LSPEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85174@macro@FPU_FPCCR_LSPEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_LSPEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_LSPEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85297@macro@FPU_FPCCR_MONRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_MONRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_MONRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85419@macro@FPU_FPCCR_MONRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_MONRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_MONRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85543@macro@FPU_FPCCR_BFRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_BFRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_BFRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85664@macro@FPU_FPCCR_BFRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_BFRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_BFRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85787@macro@FPU_FPCCR_MMRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_MMRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_MMRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@85908@macro@FPU_FPCCR_MMRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_MMRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_MMRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86031@macro@FPU_FPCCR_HFRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_HFRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_HFRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86152@macro@FPU_FPCCR_HFRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_HFRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_HFRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86275@macro@FPU_FPCCR_THREAD_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_THREAD_Pos",
+ "location": {
+ "column": "9",
+ "line": "1348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_THREAD_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86409@macro@FPU_FPCCR_THREAD_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_THREAD_Msk",
+ "location": {
+ "column": "9",
+ "line": "1349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_THREAD_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86548@macro@FPU_FPCCR_USER_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_USER_Pos",
+ "location": {
+ "column": "9",
+ "line": "1351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_USER_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86683@macro@FPU_FPCCR_USER_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_USER_Msk",
+ "location": {
+ "column": "9",
+ "line": "1352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_USER_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86816@macro@FPU_FPCCR_LSPACT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_LSPACT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_LSPACT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@86966@macro@FPU_FPCCR_LSPACT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCCR_LSPACT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCCR_LSPACT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87173@macro@FPU_FPCAR_ADDRESS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCAR_ADDRESS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCAR_ADDRESS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87300@macro@FPU_FPCAR_ADDRESS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPCAR_ADDRESS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPCAR_ADDRESS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87491@macro@FPU_FPDSCR_AHP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_AHP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_AHP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87615@macro@FPU_FPDSCR_AHP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_AHP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_AHP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87737@macro@FPU_FPDSCR_DN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_DN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_DN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87860@macro@FPU_FPDSCR_DN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_DN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_DN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@87981@macro@FPU_FPDSCR_FZ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_FZ_Pos",
+ "location": {
+ "column": "9",
+ "line": "1368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_FZ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88104@macro@FPU_FPDSCR_FZ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_FZ_Msk",
+ "location": {
+ "column": "9",
+ "line": "1369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_FZ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88225@macro@FPU_FPDSCR_RMode_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_RMode_Pos",
+ "location": {
+ "column": "9",
+ "line": "1371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_RMode_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88351@macro@FPU_FPDSCR_RMode_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_FPDSCR_RMode_Msk",
+ "location": {
+ "column": "9",
+ "line": "1372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_FPDSCR_RMode_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88526@macro@FPU_MVFR0_FP_rounding_modes_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_FP_rounding_modes_Pos",
+ "location": {
+ "column": "9",
+ "line": "1375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_FP_rounding_modes_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88664@macro@FPU_MVFR0_FP_rounding_modes_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_FP_rounding_modes_Msk",
+ "location": {
+ "column": "9",
+ "line": "1376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_FP_rounding_modes_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88800@macro@FPU_MVFR0_Short_vectors_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Short_vectors_Pos",
+ "location": {
+ "column": "9",
+ "line": "1378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Short_vectors_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@88934@macro@FPU_MVFR0_Short_vectors_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Short_vectors_Msk",
+ "location": {
+ "column": "9",
+ "line": "1379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Short_vectors_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89066@macro@FPU_MVFR0_Square_root_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Square_root_Pos",
+ "location": {
+ "column": "9",
+ "line": "1381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Square_root_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89198@macro@FPU_MVFR0_Square_root_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Square_root_Msk",
+ "location": {
+ "column": "9",
+ "line": "1382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Square_root_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89328@macro@FPU_MVFR0_Divide_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Divide_Pos",
+ "location": {
+ "column": "9",
+ "line": "1384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Divide_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89455@macro@FPU_MVFR0_Divide_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Divide_Msk",
+ "location": {
+ "column": "9",
+ "line": "1385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Divide_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89580@macro@FPU_MVFR0_FP_excep_trapping_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_FP_excep_trapping_Pos",
+ "location": {
+ "column": "9",
+ "line": "1387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_FP_excep_trapping_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89722@macro@FPU_MVFR0_FP_excep_trapping_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_FP_excep_trapping_Msk",
+ "location": {
+ "column": "9",
+ "line": "1388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_FP_excep_trapping_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89862@macro@FPU_MVFR0_Double_precision_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Double_precision_Pos",
+ "location": {
+ "column": "9",
+ "line": "1390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Double_precision_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@89999@macro@FPU_MVFR0_Double_precision_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Double_precision_Msk",
+ "location": {
+ "column": "9",
+ "line": "1391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Double_precision_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90134@macro@FPU_MVFR0_Single_precision_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Single_precision_Pos",
+ "location": {
+ "column": "9",
+ "line": "1393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Single_precision_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90271@macro@FPU_MVFR0_Single_precision_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_Single_precision_Msk",
+ "location": {
+ "column": "9",
+ "line": "1394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_Single_precision_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90406@macro@FPU_MVFR0_A_SIMD_registers_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_A_SIMD_registers_Pos",
+ "location": {
+ "column": "9",
+ "line": "1396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_A_SIMD_registers_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90543@macro@FPU_MVFR0_A_SIMD_registers_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR0_A_SIMD_registers_Msk",
+ "location": {
+ "column": "9",
+ "line": "1397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR0_A_SIMD_registers_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90729@macro@FPU_MVFR1_FP_fused_MAC_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FP_fused_MAC_Pos",
+ "location": {
+ "column": "9",
+ "line": "1400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FP_fused_MAC_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90862@macro@FPU_MVFR1_FP_fused_MAC_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FP_fused_MAC_Msk",
+ "location": {
+ "column": "9",
+ "line": "1401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FP_fused_MAC_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@90993@macro@FPU_MVFR1_FP_HPFP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FP_HPFP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FP_HPFP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@91121@macro@FPU_MVFR1_FP_HPFP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FP_HPFP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FP_HPFP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@91247@macro@FPU_MVFR1_D_NaN_mode_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_D_NaN_mode_Pos",
+ "location": {
+ "column": "9",
+ "line": "1406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_D_NaN_mode_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@91378@macro@FPU_MVFR1_D_NaN_mode_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_D_NaN_mode_Msk",
+ "location": {
+ "column": "9",
+ "line": "1407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_D_NaN_mode_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@91507@macro@FPU_MVFR1_FtZ_mode_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FtZ_mode_Pos",
+ "location": {
+ "column": "9",
+ "line": "1409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FtZ_mode_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@91636@macro@FPU_MVFR1_FtZ_mode_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_MVFR1_FtZ_mode_Msk",
+ "location": {
+ "column": "9",
+ "line": "1410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_MVFR1_FtZ_mode_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@CoreDebug_Type",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "1425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DHCSR",
+ "location": {
+ "column": "18",
+ "line": "1427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DHCSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1425_9"
+ },
+ {
+ "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCRSR",
+ "location": {
+ "column": "18",
+ "line": "1428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DCRSR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1425_9"
+ },
+ {
+ "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DCRDR",
+ "location": {
+ "column": "18",
+ "line": "1429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DCRDR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1425_9"
+ },
+ {
+ "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DEMCR",
+ "location": {
+ "column": "18",
+ "line": "1430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DEMCR",
+ "origin": "user_include",
+ "scope": "_anonymous_core_cm4_h_1425_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@CoreDebug_Type",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct CoreDebug_Type",
+ "location": {
+ "column": "3",
+ "line": "1431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_Type",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@92604@macro@CoreDebug_DHCSR_DBGKEY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_DBGKEY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_DBGKEY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@92736@macro@CoreDebug_DHCSR_DBGKEY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_DBGKEY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_DBGKEY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@92866@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "1437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93002@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "1438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93136@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
+ "location": {
+ "column": "9",
+ "line": "1440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93273@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
+ "location": {
+ "column": "9",
+ "line": "1441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93408@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93542@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93674@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93807@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@93938@macro@CoreDebug_DHCSR_S_HALT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_HALT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_HALT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94070@macro@CoreDebug_DHCSR_S_HALT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_HALT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_HALT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94200@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
+ "location": {
+ "column": "9",
+ "line": "1452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94334@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
+ "location": {
+ "column": "9",
+ "line": "1453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94466@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94603@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94738@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
+ "location": {
+ "column": "9",
+ "line": "1458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@94874@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
+ "location": {
+ "column": "9",
+ "line": "1459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95008@macro@CoreDebug_DHCSR_C_STEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_STEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_STEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95140@macro@CoreDebug_DHCSR_C_STEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_STEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_STEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95270@macro@CoreDebug_DHCSR_C_HALT_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_HALT_Pos",
+ "location": {
+ "column": "9",
+ "line": "1464",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_HALT_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95402@macro@CoreDebug_DHCSR_C_HALT_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_HALT_Msk",
+ "location": {
+ "column": "9",
+ "line": "1465",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_HALT_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95532@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95667@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95857@macro@CoreDebug_DCRSR_REGWnR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DCRSR_REGWnR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DCRSR_REGWnR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@95989@macro@CoreDebug_DCRSR_REGWnR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DCRSR_REGWnR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DCRSR_REGWnR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96119@macro@CoreDebug_DCRSR_REGSEL_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DCRSR_REGSEL_Pos",
+ "location": {
+ "column": "9",
+ "line": "1474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DCRSR_REGSEL_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96251@macro@CoreDebug_DCRSR_REGSEL_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DCRSR_REGSEL_Msk",
+ "location": {
+ "column": "9",
+ "line": "1475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DCRSR_REGSEL_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96445@macro@CoreDebug_DEMCR_TRCENA_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_TRCENA_Pos",
+ "location": {
+ "column": "9",
+ "line": "1478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_TRCENA_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96577@macro@CoreDebug_DEMCR_TRCENA_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_TRCENA_Msk",
+ "location": {
+ "column": "9",
+ "line": "1479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_TRCENA_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96707@macro@CoreDebug_DEMCR_MON_REQ_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_REQ_Pos",
+ "location": {
+ "column": "9",
+ "line": "1481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_REQ_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96840@macro@CoreDebug_DEMCR_MON_REQ_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_REQ_Msk",
+ "location": {
+ "column": "9",
+ "line": "1482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_REQ_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@96971@macro@CoreDebug_DEMCR_MON_STEP_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_STEP_Pos",
+ "location": {
+ "column": "9",
+ "line": "1484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_STEP_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97105@macro@CoreDebug_DEMCR_MON_STEP_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_STEP_Msk",
+ "location": {
+ "column": "9",
+ "line": "1485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_STEP_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97237@macro@CoreDebug_DEMCR_MON_PEND_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_PEND_Pos",
+ "location": {
+ "column": "9",
+ "line": "1487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_PEND_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97371@macro@CoreDebug_DEMCR_MON_PEND_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_PEND_Msk",
+ "location": {
+ "column": "9",
+ "line": "1488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_PEND_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97503@macro@CoreDebug_DEMCR_MON_EN_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_EN_Pos",
+ "location": {
+ "column": "9",
+ "line": "1490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_EN_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97635@macro@CoreDebug_DEMCR_MON_EN_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_MON_EN_Msk",
+ "location": {
+ "column": "9",
+ "line": "1491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_MON_EN_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97765@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@97901@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98035@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98170@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98303@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98438@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98571@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98707@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98841@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@98976@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99109@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1508",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99245@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99379@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
+ "location": {
+ "column": "9",
+ "line": "1511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99513@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
+ "location": {
+ "column": "9",
+ "line": "1512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99645@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
+ "location": {
+ "column": "9",
+ "line": "1514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@99783@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
+ "location": {
+ "column": "9",
+ "line": "1515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@100444@macro@_VAL2FLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_VAL2FLD",
+ "location": {
+ "column": "9",
+ "line": "1533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_VAL2FLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@100822@macro@_FLD2VAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_FLD2VAL",
+ "location": {
+ "column": "9",
+ "line": "1541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "_FLD2VAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101175@macro@SCS_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCS_BASE",
+ "location": {
+ "column": "9",
+ "line": "1554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCS_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101288@macro@ITM_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_BASE",
+ "location": {
+ "column": "9",
+ "line": "1555",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101384@macro@DWT_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT_BASE",
+ "location": {
+ "column": "9",
+ "line": "1556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101480@macro@TPI_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI_BASE",
+ "location": {
+ "column": "9",
+ "line": "1557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101576@macro@CoreDebug_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug_BASE",
+ "location": {
+ "column": "9",
+ "line": "1558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101679@macro@SysTick_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick_BASE",
+ "location": {
+ "column": "9",
+ "line": "1559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101779@macro@NVIC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_BASE",
+ "location": {
+ "column": "9",
+ "line": "1560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101876@macro@SCB_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB_BASE",
+ "location": {
+ "column": "9",
+ "line": "1561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@101991@macro@SCnSCB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCnSCB",
+ "location": {
+ "column": "9",
+ "line": "1563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCnSCB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102105@macro@SCB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SCB",
+ "location": {
+ "column": "9",
+ "line": "1564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102209@macro@SysTick",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SysTick",
+ "location": {
+ "column": "9",
+ "line": "1565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102317@macro@NVIC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC",
+ "location": {
+ "column": "9",
+ "line": "1566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102422@macro@ITM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM",
+ "location": {
+ "column": "9",
+ "line": "1567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102526@macro@DWT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DWT",
+ "location": {
+ "column": "9",
+ "line": "1568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "DWT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102630@macro@TPI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TPI",
+ "location": {
+ "column": "9",
+ "line": "1569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "TPI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102734@macro@CoreDebug",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CoreDebug",
+ "location": {
+ "column": "9",
+ "line": "1570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "CoreDebug",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@102903@macro@MPU_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_BASE",
+ "location": {
+ "column": "11",
+ "line": "1573",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@103005@macro@MPU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU",
+ "location": {
+ "column": "11",
+ "line": "1574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "MPU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@103115@macro@FPU_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU_BASE",
+ "location": {
+ "column": "9",
+ "line": "1577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@103214@macro@FPU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPU",
+ "location": {
+ "column": "9",
+ "line": "1578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "FPU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104261@macro@NVIC_SetPriorityGrouping",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_SetPriorityGrouping",
+ "location": {
+ "column": "11",
+ "line": "1612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_SetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104327@macro@NVIC_GetPriorityGrouping",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetPriorityGrouping",
+ "location": {
+ "column": "11",
+ "line": "1613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104393@macro@NVIC_EnableIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_EnableIRQ",
+ "location": {
+ "column": "11",
+ "line": "1614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_EnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104449@macro@NVIC_GetEnableIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetEnableIRQ",
+ "location": {
+ "column": "11",
+ "line": "1615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetEnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104508@macro@NVIC_DisableIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_DisableIRQ",
+ "location": {
+ "column": "11",
+ "line": "1616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_DisableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104565@macro@NVIC_GetPendingIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetPendingIRQ",
+ "location": {
+ "column": "11",
+ "line": "1617",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104625@macro@NVIC_SetPendingIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_SetPendingIRQ",
+ "location": {
+ "column": "11",
+ "line": "1618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_SetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104685@macro@NVIC_ClearPendingIRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_ClearPendingIRQ",
+ "location": {
+ "column": "11",
+ "line": "1619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_ClearPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104747@macro@NVIC_GetActive",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetActive",
+ "location": {
+ "column": "11",
+ "line": "1620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetActive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104803@macro@NVIC_SetPriority",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_SetPriority",
+ "location": {
+ "column": "11",
+ "line": "1621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_SetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104861@macro@NVIC_GetPriority",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetPriority",
+ "location": {
+ "column": "11",
+ "line": "1622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@104919@macro@NVIC_SystemReset",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_SystemReset",
+ "location": {
+ "column": "11",
+ "line": "1623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_SystemReset",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105217@macro@NVIC_SetVector",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_SetVector",
+ "location": {
+ "column": "11",
+ "line": "1632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_SetVector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105273@macro@NVIC_GetVector",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_GetVector",
+ "location": {
+ "column": "11",
+ "line": "1633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_GetVector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105367@macro@NVIC_USER_IRQ_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_USER_IRQ_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "1636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_USER_IRQ_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105488@macro@EXC_RETURN_HANDLER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_HANDLER",
+ "location": {
+ "column": "9",
+ "line": "1640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_HANDLER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105625@macro@EXC_RETURN_THREAD_MSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_THREAD_MSP",
+ "location": {
+ "column": "9",
+ "line": "1641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_THREAD_MSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105762@macro@EXC_RETURN_THREAD_PSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_THREAD_PSP",
+ "location": {
+ "column": "9",
+ "line": "1642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_THREAD_PSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@105899@macro@EXC_RETURN_HANDLER_FPU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_HANDLER_FPU",
+ "location": {
+ "column": "9",
+ "line": "1643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_HANDLER_FPU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@106036@macro@EXC_RETURN_THREAD_MSP_FPU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_THREAD_MSP_FPU",
+ "location": {
+ "column": "9",
+ "line": "1644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_THREAD_MSP_FPU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@106173@macro@EXC_RETURN_THREAD_PSP_FPU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXC_RETURN_THREAD_PSP_FPU",
+ "location": {
+ "column": "9",
+ "line": "1645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "EXC_RETURN_THREAD_PSP_FPU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_SetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_SetPriorityGrouping(uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "1657",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_SetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@106877@F@__NVIC_SetPriorityGrouping@reg_value",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "reg_value",
+ "location": {
+ "column": "12",
+ "line": "1659",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "reg_value",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@106900@F@__NVIC_SetPriorityGrouping@PriorityGroupTmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "PriorityGroupTmp",
+ "location": {
+ "column": "12",
+ "line": "1660",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PriorityGroupTmp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetPriorityGrouping(void)",
+ "location": {
+ "column": "26",
+ "line": "1676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_EnableIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_EnableIRQ(IRQn_Type)",
+ "location": {
+ "column": "22",
+ "line": "1688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_EnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetEnableIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetEnableIRQ(IRQn_Type)",
+ "location": {
+ "column": "26",
+ "line": "1705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetEnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_DisableIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_DisableIRQ(IRQn_Type)",
+ "location": {
+ "column": "22",
+ "line": "1724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_DisableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "26",
+ "line": "1743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_SetPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_SetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "22",
+ "line": "1762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_SetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_ClearPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_ClearPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "22",
+ "line": "1777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_ClearPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetActive",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetActive(IRQn_Type)",
+ "location": {
+ "column": "26",
+ "line": "1794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetActive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_SetPriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_SetPriority(IRQn_Type, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "1816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_SetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetPriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetPriority(IRQn_Type)",
+ "location": {
+ "column": "26",
+ "line": "1838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@NVIC_EncodePriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "1863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_EncodePriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@113954@F@NVIC_EncodePriority@PriorityGroupTmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "PriorityGroupTmp",
+ "location": {
+ "column": "12",
+ "line": "1865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PriorityGroupTmp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@114064@F@NVIC_EncodePriority@PreemptPriorityBits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "PreemptPriorityBits",
+ "location": {
+ "column": "12",
+ "line": "1866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PreemptPriorityBits",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@114097@F@NVIC_EncodePriority@SubPriorityBits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "SubPriorityBits",
+ "location": {
+ "column": "12",
+ "line": "1867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SubPriorityBits",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@NVIC_DecodePriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *const, uint32_t *const)",
+ "location": {
+ "column": "22",
+ "line": "1890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "NVIC_DecodePriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@115497@F@NVIC_DecodePriority@PriorityGroupTmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "PriorityGroupTmp",
+ "location": {
+ "column": "12",
+ "line": "1892",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PriorityGroupTmp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@115607@F@NVIC_DecodePriority@PreemptPriorityBits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "PreemptPriorityBits",
+ "location": {
+ "column": "12",
+ "line": "1893",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "PreemptPriorityBits",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@115640@F@NVIC_DecodePriority@SubPriorityBits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "SubPriorityBits",
+ "location": {
+ "column": "12",
+ "line": "1894",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SubPriorityBits",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_SetVector",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_SetVector(IRQn_Type, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "1913",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_SetVector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@116724@F@__NVIC_SetVector@vectors",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "vectors",
+ "location": {
+ "column": "13",
+ "line": "1915",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "vectors",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_GetVector",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __NVIC_GetVector(IRQn_Type)",
+ "location": {
+ "column": "26",
+ "line": "1928",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_GetVector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@117265@F@__NVIC_GetVector@vectors",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "vectors",
+ "location": {
+ "column": "13",
+ "line": "1930",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "vectors",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@__NVIC_SystemReset",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __NVIC_SystemReset(void)",
+ "location": {
+ "column": "34",
+ "line": "1939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "__NVIC_SystemReset",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@SCB_GetFPUType",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t SCB_GetFPUType(void)",
+ "location": {
+ "column": "26",
+ "line": "1981",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SCB_GetFPUType",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@118943@F@SCB_GetFPUType@mvfr0",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "mvfr0",
+ "location": {
+ "column": "12",
+ "line": "1983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "mvfr0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@SysTick_Config",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t SysTick_Config(uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "2022",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "SysTick_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@ITM_RxBuffer",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ITM_RxBuffer",
+ "location": {
+ "column": "25",
+ "line": "2052",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_RxBuffer",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@121565@macro@ITM_RXBUFFER_EMPTY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ITM_RXBUFFER_EMPTY",
+ "location": {
+ "column": "25",
+ "line": "2053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_RXBUFFER_EMPTY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@ITM_SendChar",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t ITM_SendChar(uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "2064",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_SendChar",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@ITM_ReceiveChar",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "int32_t ITM_ReceiveChar(void)",
+ "location": {
+ "column": "25",
+ "line": "2085",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_ReceiveChar",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@122694@F@ITM_ReceiveChar@ch",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ch",
+ "location": {
+ "column": "11",
+ "line": "2087",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ch",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:core_cm4.h@F@ITM_CheckChar",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "int32_t ITM_CheckChar(void)",
+ "location": {
+ "column": "25",
+ "line": "2105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\core_cm4.h"
+ },
+ "name": "ITM_CheckChar",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@101@macro@_STDINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STDINT",
+ "location": {
+ "column": "9",
+ "line": "4",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "_STDINT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "signed char",
+ "location": {
+ "column": "36",
+ "line": "19",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned char",
+ "location": {
+ "column": "35",
+ "line": "20",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "short",
+ "location": {
+ "column": "36",
+ "line": "24",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned short",
+ "location": {
+ "column": "35",
+ "line": "25",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "29",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "30",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "long long",
+ "location": {
+ "column": "36",
+ "line": "34",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned long long",
+ "location": {
+ "column": "35",
+ "line": "35",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_least8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "signed char",
+ "location": {
+ "column": "36",
+ "line": "40",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_least8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_least8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned char",
+ "location": {
+ "column": "35",
+ "line": "41",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_least8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_least16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "short",
+ "location": {
+ "column": "36",
+ "line": "43",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_least16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_least16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned short",
+ "location": {
+ "column": "35",
+ "line": "44",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_least16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_least32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "46",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_least32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_least32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "47",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_least32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_least64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "long long",
+ "location": {
+ "column": "36",
+ "line": "51",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_least64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_least64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned long long",
+ "location": {
+ "column": "35",
+ "line": "54",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_least64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_fast8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "60",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_fast8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_fast8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "61",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_fast8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_fast16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "63",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_fast16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_fast16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "64",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_fast16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_fast32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "66",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_fast32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_fast32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "67",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_fast32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@int_fast64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "long long",
+ "location": {
+ "column": "36",
+ "line": "70",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "int_fast64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uint_fast64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned long long",
+ "location": {
+ "column": "35",
+ "line": "73",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uint_fast64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@intmax_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "long long",
+ "location": {
+ "column": "36",
+ "line": "77",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "intmax_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uintmax_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned long long",
+ "location": {
+ "column": "35",
+ "line": "78",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uintmax_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@intptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "36",
+ "line": "82",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "intptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@uintptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "35",
+ "line": "83",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "uintptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@2658@macro@__DATA_PTR_MEM_HELPER1__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DATA_PTR_MEM_HELPER1__",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "__DATA_PTR_MEM_HELPER1__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@__data_uintptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "1",
+ "line": "89",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "__data_uintptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@T@__data_intptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "1",
+ "line": "89",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "__data_intptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@2962@macro@INT8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT8_MAX",
+ "location": {
+ "column": "11",
+ "line": "94",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3006@macro@INT8_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT8_MIN",
+ "location": {
+ "column": "11",
+ "line": "95",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT8_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3050@macro@UINT8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT8_MAX",
+ "location": {
+ "column": "11",
+ "line": "96",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3129@macro@INT16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT16_MAX",
+ "location": {
+ "column": "11",
+ "line": "100",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3174@macro@INT16_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT16_MIN",
+ "location": {
+ "column": "11",
+ "line": "101",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT16_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3219@macro@UINT16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT16_MAX",
+ "location": {
+ "column": "11",
+ "line": "102",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3299@macro@INT32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT32_MAX",
+ "location": {
+ "column": "11",
+ "line": "106",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3344@macro@INT32_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT32_MIN",
+ "location": {
+ "column": "11",
+ "line": "107",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT32_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3389@macro@UINT32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT32_MAX",
+ "location": {
+ "column": "11",
+ "line": "108",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3469@macro@INT64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT64_MAX",
+ "location": {
+ "column": "11",
+ "line": "112",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3514@macro@INT64_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT64_MIN",
+ "location": {
+ "column": "11",
+ "line": "113",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT64_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3559@macro@UINT64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT64_MAX",
+ "location": {
+ "column": "11",
+ "line": "114",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3612@macro@INT_LEAST8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST8_MAX",
+ "location": {
+ "column": "9",
+ "line": "117",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3662@macro@INT_LEAST8_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST8_MIN",
+ "location": {
+ "column": "9",
+ "line": "118",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST8_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3712@macro@UINT_LEAST8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_LEAST8_MAX",
+ "location": {
+ "column": "9",
+ "line": "119",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_LEAST8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3764@macro@INT_LEAST16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST16_MAX",
+ "location": {
+ "column": "9",
+ "line": "121",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3815@macro@INT_LEAST16_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST16_MIN",
+ "location": {
+ "column": "9",
+ "line": "122",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST16_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3866@macro@UINT_LEAST16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_LEAST16_MAX",
+ "location": {
+ "column": "9",
+ "line": "123",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_LEAST16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3919@macro@INT_LEAST32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST32_MAX",
+ "location": {
+ "column": "9",
+ "line": "125",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@3970@macro@INT_LEAST32_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST32_MIN",
+ "location": {
+ "column": "9",
+ "line": "126",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST32_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4021@macro@UINT_LEAST32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_LEAST32_MAX",
+ "location": {
+ "column": "9",
+ "line": "127",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_LEAST32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4107@macro@INT_LEAST64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST64_MAX",
+ "location": {
+ "column": "11",
+ "line": "130",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4158@macro@INT_LEAST64_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_LEAST64_MIN",
+ "location": {
+ "column": "11",
+ "line": "131",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_LEAST64_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4251@macro@UINT_LEAST64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_LEAST64_MAX",
+ "location": {
+ "column": "11",
+ "line": "135",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_LEAST64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4310@macro@INT_FAST8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST8_MAX",
+ "location": {
+ "column": "9",
+ "line": "138",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4359@macro@INT_FAST8_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST8_MIN",
+ "location": {
+ "column": "9",
+ "line": "139",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST8_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4408@macro@UINT_FAST8_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_FAST8_MAX",
+ "location": {
+ "column": "9",
+ "line": "140",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_FAST8_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4459@macro@INT_FAST16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST16_MAX",
+ "location": {
+ "column": "9",
+ "line": "142",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4509@macro@INT_FAST16_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST16_MIN",
+ "location": {
+ "column": "9",
+ "line": "143",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST16_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4559@macro@UINT_FAST16_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_FAST16_MAX",
+ "location": {
+ "column": "9",
+ "line": "144",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_FAST16_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4611@macro@INT_FAST32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST32_MAX",
+ "location": {
+ "column": "9",
+ "line": "146",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4661@macro@INT_FAST32_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST32_MIN",
+ "location": {
+ "column": "9",
+ "line": "147",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST32_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4711@macro@UINT_FAST32_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_FAST32_MAX",
+ "location": {
+ "column": "9",
+ "line": "148",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_FAST32_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4795@macro@INT_FAST64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST64_MAX",
+ "location": {
+ "column": "11",
+ "line": "151",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4845@macro@INT_FAST64_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT_FAST64_MIN",
+ "location": {
+ "column": "11",
+ "line": "152",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT_FAST64_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4936@macro@UINT_FAST64_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT_FAST64_MAX",
+ "location": {
+ "column": "11",
+ "line": "156",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT_FAST64_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@4994@macro@INTMAX_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INTMAX_MAX",
+ "location": {
+ "column": "9",
+ "line": "159",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INTMAX_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5040@macro@INTMAX_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INTMAX_MIN",
+ "location": {
+ "column": "9",
+ "line": "160",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INTMAX_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5086@macro@UINTMAX_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINTMAX_MAX",
+ "location": {
+ "column": "9",
+ "line": "161",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINTMAX_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5134@macro@SIZE_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SIZE_MAX",
+ "location": {
+ "column": "9",
+ "line": "163",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "SIZE_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5179@macro@PTRDIFF_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PTRDIFF_MAX",
+ "location": {
+ "column": "9",
+ "line": "165",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "PTRDIFF_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5225@macro@PTRDIFF_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PTRDIFF_MIN",
+ "location": {
+ "column": "9",
+ "line": "166",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "PTRDIFF_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5273@macro@INTPTR_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INTPTR_MAX",
+ "location": {
+ "column": "9",
+ "line": "168",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INTPTR_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5319@macro@INTPTR_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INTPTR_MIN",
+ "location": {
+ "column": "9",
+ "line": "169",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INTPTR_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5365@macro@UINTPTR_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINTPTR_MAX",
+ "location": {
+ "column": "9",
+ "line": "170",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINTPTR_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5413@macro@WCHAR_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WCHAR_MIN",
+ "location": {
+ "column": "9",
+ "line": "172",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "WCHAR_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5448@macro@WCHAR_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WCHAR_MAX",
+ "location": {
+ "column": "9",
+ "line": "173",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "WCHAR_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5485@macro@WINT_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WINT_MIN",
+ "location": {
+ "column": "9",
+ "line": "175",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "WINT_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5520@macro@WINT_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WINT_MAX",
+ "location": {
+ "column": "9",
+ "line": "176",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "WINT_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5557@macro@SIG_ATOMIC_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SIG_ATOMIC_MIN",
+ "location": {
+ "column": "9",
+ "line": "178",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "SIG_ATOMIC_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5605@macro@SIG_ATOMIC_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SIG_ATOMIC_MAX",
+ "location": {
+ "column": "9",
+ "line": "179",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "SIG_ATOMIC_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5729@macro@INT8_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT8_C",
+ "location": {
+ "column": "11",
+ "line": "184",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT8_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5779@macro@UINT8_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT8_C",
+ "location": {
+ "column": "11",
+ "line": "185",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT8_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5865@macro@INT16_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT16_C",
+ "location": {
+ "column": "11",
+ "line": "189",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT16_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@5916@macro@UINT16_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT16_C",
+ "location": {
+ "column": "11",
+ "line": "190",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT16_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6003@macro@INT32_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT32_C",
+ "location": {
+ "column": "11",
+ "line": "194",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT32_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6054@macro@UINT32_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT32_C",
+ "location": {
+ "column": "11",
+ "line": "195",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT32_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6147@macro@INT64_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INT64_C",
+ "location": {
+ "column": "11",
+ "line": "199",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INT64_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6240@macro@UINT64_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINT64_C",
+ "location": {
+ "column": "11",
+ "line": "203",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINT64_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6300@macro@INTMAX_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INTMAX_C",
+ "location": {
+ "column": "9",
+ "line": "206",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "INTMAX_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stdint.h@6352@macro@UINTMAX_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UINTMAX_C",
+ "location": {
+ "column": "9",
+ "line": "207",
+ "path": "E:\\IAR\\arm\\inc\\c\\stdint.h"
+ },
+ "name": "UINTMAX_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@1688@macro@OS_CPU_GLOBALS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_GLOBALS",
+ "location": {
+ "column": "11",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_GLOBALS",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@OSTmrCtr",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OSTmrCtr",
+ "location": {
+ "column": "17",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTmrCtr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OS_KA_BASEPRI_Boundary",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "OS_KA_BASEPRI_Boundary",
+ "location": {
+ "column": "9",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_KA_BASEPRI_Boundary",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3071@macro@OS_CPU_CM_SYST_CSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CSR",
+ "location": {
+ "column": "10",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CSR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3195@macro@OS_CPU_CM_SYST_RVR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_RVR",
+ "location": {
+ "column": "10",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_RVR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3319@macro@OS_CPU_CM_SYST_CVR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CVR",
+ "location": {
+ "column": "10",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CVR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3443@macro@OS_CPU_CM_SYST_CALIB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CALIB",
+ "location": {
+ "column": "10",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CALIB",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3567@macro@OS_CPU_CM_SCB_SHPRI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SCB_SHPRI1",
+ "location": {
+ "column": "10",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SCB_SHPRI1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3691@macro@OS_CPU_CM_SCB_SHPRI2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SCB_SHPRI2",
+ "location": {
+ "column": "10",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SCB_SHPRI2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3815@macro@OS_CPU_CM_SCB_SHPRI3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SCB_SHPRI3",
+ "location": {
+ "column": "10",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SCB_SHPRI3",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@3943@macro@OS_CPU_CM_SYST_CSR_COUNTFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CSR_COUNTFLAG",
+ "location": {
+ "column": "10",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CSR_COUNTFLAG",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@4067@macro@OS_CPU_CM_SYST_CSR_CLKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CSR_CLKSOURCE",
+ "location": {
+ "column": "10",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CSR_CLKSOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@4191@macro@OS_CPU_CM_SYST_CSR_TICKINT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CSR_TICKINT",
+ "location": {
+ "column": "10",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CSR_TICKINT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@4315@macro@OS_CPU_CM_SYST_CSR_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_SYST_CSR_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_SYST_CSR_ENABLE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@4812@macro@OS_CPU_CM_FP_FPCCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_FP_FPCCR",
+ "location": {
+ "column": "10",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_FP_FPCCR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@4936@macro@OS_CPU_CM_FPCCR_LAZY_STK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_CM_FPCCR_LAZY_STK",
+ "location": {
+ "column": "10",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_CM_FPCCR_LAZY_STK",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookBegin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSInitHookBegin(void)",
+ "location": {
+ "column": "7",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSInitHookBegin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@5889@F@OSInitHookBegin@size",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "size",
+ "location": {
+ "column": "14",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "size",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@5909@F@OSInitHookBegin@pstk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pstk",
+ "location": {
+ "column": "14",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "pstk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@5958@F@OSInitHookBegin@reg_val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "reg_val",
+ "location": {
+ "column": "14",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "reg_val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSInitHookEnd",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSInitHookEnd(void)",
+ "location": {
+ "column": "7",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSInitHookEnd",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskCreateHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskCreateHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskDelHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskDelHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskIdleHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskIdleHook(void)",
+ "location": {
+ "column": "7",
+ "line": "232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskIdleHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskReturnHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskReturnHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStatHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskStatHook(void)",
+ "location": {
+ "column": "7",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskStatHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskStkInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_STK * OSTaskStkInit(void (*)(void *), void *, OS_STK *, INT16U)",
+ "location": {
+ "column": "10",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskStkInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@22657@F@OSTaskStkInit@p_stk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "p_stk",
+ "location": {
+ "column": "14",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "p_stk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTaskSwHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTaskSwHook(void)",
+ "location": {
+ "column": "7",
+ "line": "565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTaskSwHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTCBInitHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTCBInitHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeTickHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTimeTickHook(void)",
+ "location": {
+ "column": "7",
+ "line": "620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OSTimeTickHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_CPU_SysTickHandler(void)",
+ "location": {
+ "column": "7",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_SysTickHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@33827@F@OS_CPU_SysTickHandler@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInitFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_CPU_SysTickInitFreq(INT32U)",
+ "location": {
+ "column": "7",
+ "line": "681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_SysTickInitFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@34954@F@OS_CPU_SysTickInitFreq@cnts",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cnts",
+ "location": {
+ "column": "13",
+ "line": "683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "cnts",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_CPU_SysTickInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_CPU_SysTickInit(INT32U)",
+ "location": {
+ "column": "7",
+ "line": "706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "OS_CPU_SysTickInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@35837@F@OS_CPU_SysTickInit@prio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prio",
+ "location": {
+ "column": "13",
+ "line": "708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "prio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cpu_c.c@35856@F@OS_CPU_SysTickInit@basepri",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "basepri",
+ "location": {
+ "column": "13",
+ "line": "709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_cpu_c.c"
+ },
+ "name": "basepri",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@1156@macro@OS_MUTEX_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OS_MUTEX_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@1179@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@1572@macro@OS_MUTEX_KEEP_LOWER_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_KEEP_LOWER_8",
+ "location": {
+ "column": "10",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OS_MUTEX_KEEP_LOWER_8",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@1624@macro@OS_MUTEX_KEEP_UPPER_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_KEEP_UPPER_8",
+ "location": {
+ "column": "10",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OS_MUTEX_KEEP_UPPER_8",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@1678@macro@OS_MUTEX_AVAILABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_AVAILABLE",
+ "location": {
+ "column": "10",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OS_MUTEX_AVAILABLE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@F@OSMutex_RdyAtPrio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSMutex_RdyAtPrio(OS_TCB *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutex_RdyAtPrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexAccept",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "BOOLEAN OSMutexAccept(OS_EVENT *, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexAccept",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@4463@F@OSMutexAccept@pcp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pcp",
+ "location": {
+ "column": "16",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pcp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@4677@F@OSMutexAccept@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSMutexCreate(INT8U, INT8U *)",
+ "location": {
+ "column": "12",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@9530@F@OSMutexCreate@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@9661@F@OSMutexCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSMutexDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "12",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15353@F@OSMutexDel@tasks_waiting",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tasks_waiting",
+ "location": {
+ "column": "16",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "tasks_waiting",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15384@F@OSMutexDel@pevent_return",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent_return",
+ "location": {
+ "column": "16",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pevent_return",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15415@F@OSMutexDel@pcp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pcp",
+ "location": {
+ "column": "16",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pcp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15522@F@OSMutexDel@prio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prio",
+ "location": {
+ "column": "16",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "prio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15544@F@OSMutexDel@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@15673@F@OSMutexDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSMutexPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@23763@F@OSMutexPend@pcp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pcp",
+ "location": {
+ "column": "16",
+ "line": "471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pcp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@23870@F@OSMutexPend@mprio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "mprio",
+ "location": {
+ "column": "16",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "mprio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@23977@F@OSMutexPend@rdy",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "rdy",
+ "location": {
+ "column": "16",
+ "line": "473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "rdy",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@24084@F@OSMutexPend@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@24106@F@OSMutexPend@pevent2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent2",
+ "location": {
+ "column": "16",
+ "line": "475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pevent2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@24131@F@OSMutexPend@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "16",
+ "line": "476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@24257@F@OSMutexPend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexPost",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMutexPost(OS_EVENT *)",
+ "location": {
+ "column": "8",
+ "line": "642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexPost",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@32752@F@OSMutexPost@pcp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pcp",
+ "location": {
+ "column": "16",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pcp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@32859@F@OSMutexPost@prio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prio",
+ "location": {
+ "column": "16",
+ "line": "645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "prio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@32988@F@OSMutexPost@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMutexQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMutexQuery(OS_EVENT *, OS_MUTEX_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutexQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@37276@F@OSMutexQuery@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "17",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@37296@F@OSMutexQuery@psrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psrc",
+ "location": {
+ "column": "17",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "psrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@37319@F@OSMutexQuery@pdest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdest",
+ "location": {
+ "column": "17",
+ "line": "732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "pdest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@37450@F@OSMutexQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@F@OSMutex_RdyAtPrio",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSMutex_RdyAtPrio(OS_TCB *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "OSMutex_RdyAtPrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mutex.c@39656@F@OSMutex_RdyAtPrio@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "12",
+ "line": "790",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mutex.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@1148@macro@OS_MBOX_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OS_MBOX_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@1170@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxAccept",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void * OSMboxAccept(OS_EVENT *)",
+ "location": {
+ "column": "8",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxAccept",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@2317@F@OSMboxAccept@pmsg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmsg",
+ "location": {
+ "column": "16",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "pmsg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@2446@F@OSMboxAccept@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSMboxCreate(void *)",
+ "location": {
+ "column": "12",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@4067@F@OSMboxCreate@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@4198@F@OSMboxCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSMboxDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "12",
+ "line": "179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@8523@F@OSMboxDel@tasks_waiting",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tasks_waiting",
+ "location": {
+ "column": "16",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "tasks_waiting",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@8554@F@OSMboxDel@pevent_return",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent_return",
+ "location": {
+ "column": "16",
+ "line": "184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "pevent_return",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@8692@F@OSMboxDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void * OSMboxPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@14900@F@OSMboxPend@pmsg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmsg",
+ "location": {
+ "column": "16",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "pmsg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@15029@F@OSMboxPend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPendAbort",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMboxPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxPendAbort",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@20980@F@OSMboxPendAbort@nbr_tasks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nbr_tasks",
+ "location": {
+ "column": "16",
+ "line": "444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "nbr_tasks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@21114@F@OSMboxPendAbort@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPost",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMboxPost(OS_EVENT *, void *)",
+ "location": {
+ "column": "8",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxPost",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@24370@F@OSMboxPost@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxPostOpt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMboxPostOpt(OS_EVENT *, void *, INT8U)",
+ "location": {
+ "column": "8",
+ "line": "599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxPostOpt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@28125@F@OSMboxPostOpt@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMboxQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMboxQuery(OS_EVENT *, OS_MBOX_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "OSMboxQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@31281@F@OSMboxQuery@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "17",
+ "line": "675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@31301@F@OSMboxQuery@psrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psrc",
+ "location": {
+ "column": "17",
+ "line": "676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "psrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@31324@F@OSMboxQuery@pdest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdest",
+ "location": {
+ "column": "17",
+ "line": "677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "pdest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mbox.c@31455@F@OSMboxQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mbox.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@1141@macro@OS_TMR_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OS_TMR_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@1162@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@2156@macro@OS_TMR_LINK_DLY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_LINK_DLY",
+ "location": {
+ "column": "10",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OS_TMR_LINK_DLY",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@2191@macro@OS_TMR_LINK_PERIODIC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_LINK_PERIODIC",
+ "location": {
+ "column": "10",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OS_TMR_LINK_PERIODIC",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Alloc",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "OS_TMR * OSTmr_Alloc(void)",
+ "location": {
+ "column": "18",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Alloc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Free",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Free(OS_TMR *)",
+ "location": {
+ "column": "18",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Free",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_InitTask",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_InitTask(void)",
+ "location": {
+ "column": "18",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_InitTask",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Link",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Link(OS_TMR *, INT8U)",
+ "location": {
+ "column": "18",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Link",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Unlink",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Unlink(OS_TMR *)",
+ "location": {
+ "column": "18",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Unlink",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Task",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void OSTmr_Task(void *)",
+ "location": {
+ "column": "18",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Task",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_TMR * OSTmrCreate(INT32U, INT32U, INT8U, OS_TMR_CALLBACK, void *, INT8U *, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@6163@F@OSTmrCreate@ptmr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr",
+ "location": {
+ "column": "15",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "BOOLEAN OSTmrDel(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrNameGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTmrNameGet(OS_TMR *, INT8U **, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrNameGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@13993@F@OSTmrNameGet@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "12",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrRemainGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT32U OSTmrRemainGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "9",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrRemainGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@16999@F@OSTmrRemainGet@remain",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "remain",
+ "location": {
+ "column": "13",
+ "line": "403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "remain",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStateGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTmrStateGet(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrStateGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@20913@F@OSTmrStateGet@state",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "state",
+ "location": {
+ "column": "12",
+ "line": "504",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "state",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStart",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "BOOLEAN OSTmrStart(OS_TMR *, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "570",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrStart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrStop",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "BOOLEAN OSTmrStop(OS_TMR *, INT8U, void *, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrStop",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@28168@F@OSTmrStop@pfnct",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pfnct",
+ "location": {
+ "column": "22",
+ "line": "676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "pfnct",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmrSignal",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTmrSignal(void)",
+ "location": {
+ "column": "8",
+ "line": "783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmrSignal",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@32655@F@OSTmrSignal@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "12",
+ "line": "785",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Alloc",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_TMR * OSTmr_Alloc(void)",
+ "location": {
+ "column": "18",
+ "line": "807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Alloc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@33246@F@OSTmr_Alloc@ptmr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr",
+ "location": {
+ "column": "13",
+ "line": "809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Free",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_Free(OS_TMR *)",
+ "location": {
+ "column": "15",
+ "line": "839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Free",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTmr_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_Init(void)",
+ "location": {
+ "column": "7",
+ "line": "875",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@35497@F@OSTmr_Init@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "14",
+ "line": "878",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@35524@F@OSTmr_Init@ix",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix",
+ "location": {
+ "column": "14",
+ "line": "880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ix",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@35542@F@OSTmr_Init@ix_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ix_next",
+ "location": {
+ "column": "14",
+ "line": "881",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ix_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@35565@F@OSTmr_Init@ptmr1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr1",
+ "location": {
+ "column": "14",
+ "line": "882",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@35586@F@OSTmr_Init@ptmr2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr2",
+ "location": {
+ "column": "14",
+ "line": "883",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_InitTask",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_InitTask(void)",
+ "location": {
+ "column": "15",
+ "line": "936",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_InitTask",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@37996@F@OSTmr_InitTask@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "12",
+ "line": "939",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Link",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_Link(OS_TMR *, INT8U)",
+ "location": {
+ "column": "15",
+ "line": "1004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Link",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@41123@F@OSTmr_Link@ptmr1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr1",
+ "location": {
+ "column": "19",
+ "line": "1007",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@41149@F@OSTmr_Link@pspoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pspoke",
+ "location": {
+ "column": "19",
+ "line": "1008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "pspoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@41176@F@OSTmr_Link@spoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "spoke",
+ "location": {
+ "column": "19",
+ "line": "1009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "spoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Unlink",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_Unlink(OS_TMR *)",
+ "location": {
+ "column": "15",
+ "line": "1054",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Unlink",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@42976@F@OSTmr_Unlink@ptmr1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr1",
+ "location": {
+ "column": "20",
+ "line": "1056",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@43003@F@OSTmr_Unlink@ptmr2",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr2",
+ "location": {
+ "column": "20",
+ "line": "1057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@43030@F@OSTmr_Unlink@pspoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pspoke",
+ "location": {
+ "column": "20",
+ "line": "1058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "pspoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@43058@F@OSTmr_Unlink@spoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "spoke",
+ "location": {
+ "column": "20",
+ "line": "1059",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "spoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@F@OSTmr_Task",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTmr_Task(void *)",
+ "location": {
+ "column": "15",
+ "line": "1100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "OSTmr_Task",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44454@F@OSTmr_Task@err",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "err",
+ "location": {
+ "column": "22",
+ "line": "1102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "err",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44481@F@OSTmr_Task@ptmr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr",
+ "location": {
+ "column": "22",
+ "line": "1103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44509@F@OSTmr_Task@ptmr_next",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptmr_next",
+ "location": {
+ "column": "22",
+ "line": "1104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "ptmr_next",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44542@F@OSTmr_Task@pfnct",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pfnct",
+ "location": {
+ "column": "22",
+ "line": "1105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "pfnct",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44571@F@OSTmr_Task@pspoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pspoke",
+ "location": {
+ "column": "22",
+ "line": "1106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "pspoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_tmr.c@44601@F@OSTmr_Task@spoke",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "spoke",
+ "location": {
+ "column": "22",
+ "line": "1107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_tmr.c"
+ },
+ "name": "spoke",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@902@macro@__STM32F4xx_HAL_UART_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_UART_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__STM32F4xx_HAL_UART_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@BaudRate",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BaudRate",
+ "location": {
+ "column": "12",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "BaudRate",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@WordLength",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "WordLength",
+ "location": {
+ "column": "12",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "WordLength",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@StopBits",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "StopBits",
+ "location": {
+ "column": "12",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "StopBits",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@Parity",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Parity",
+ "location": {
+ "column": "12",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "Parity",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@Mode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Mode",
+ "location": {
+ "column": "12",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "Mode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@HwFlowCtl",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HwFlowCtl",
+ "location": {
+ "column": "12",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HwFlowCtl",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ },
+ {
+ "ID": "c:@SA@UART_InitTypeDef@FI@OverSampling",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OverSampling",
+ "location": {
+ "column": "12",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "OverSampling",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_uart_h_47_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@UART_InitTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct UART_InitTypeDef",
+ "location": {
+ "column": "3",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_InitTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_RESET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_RESET",
+ "location": {
+ "column": "3",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_READY",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_READY",
+ "location": {
+ "column": "3",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_READY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_BUSY",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_BUSY",
+ "location": {
+ "column": "3",
+ "line": "123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_BUSY_TX",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_BUSY_TX",
+ "location": {
+ "column": "3",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_BUSY_TX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_BUSY_RX",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_BUSY_RX",
+ "location": {
+ "column": "3",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_BUSY_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_BUSY_TX_RX",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_BUSY_TX_RX",
+ "location": {
+ "column": "3",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_BUSY_TX_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_TIMEOUT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_TIMEOUT",
+ "location": {
+ "column": "3",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_UART_StateTypeDef@HAL_UART_STATE_ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UART_STATE_ERROR",
+ "location": {
+ "column": "3",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_STATE_ERROR",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@HAL_UART_StateTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum HAL_UART_StateTypeDef",
+ "location": {
+ "column": "3",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_StateTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@T@HAL_UART_RxTypeTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "uint32_t",
+ "location": {
+ "column": "18",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxTypeTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "__UART_HandleTypeDef",
+ "location": {
+ "column": "16",
+ "line": "150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@Instance",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Instance",
+ "location": {
+ "column": "34",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "Instance",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@Init",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Init",
+ "location": {
+ "column": "33",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "Init",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@pTxBuffPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "pTxBuffPtr",
+ "location": {
+ "column": "34",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "pTxBuffPtr",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@TxXferSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TxXferSize",
+ "location": {
+ "column": "33",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "TxXferSize",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@TxXferCount",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TxXferCount",
+ "location": {
+ "column": "33",
+ "line": "160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "TxXferCount",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@pRxBuffPtr",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "pRxBuffPtr",
+ "location": {
+ "column": "34",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "pRxBuffPtr",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@RxXferSize",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RxXferSize",
+ "location": {
+ "column": "33",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "RxXferSize",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@RxXferCount",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RxXferCount",
+ "location": {
+ "column": "33",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "RxXferCount",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@ReceptionType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ReceptionType",
+ "location": {
+ "column": "31",
+ "line": "168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "ReceptionType",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@hdmatx",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "hdmatx",
+ "location": {
+ "column": "34",
+ "line": "170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "hdmatx",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@hdmarx",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "hdmarx",
+ "location": {
+ "column": "34",
+ "line": "172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "hdmarx",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@Lock",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Lock",
+ "location": {
+ "column": "33",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "Lock",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@gState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "gState",
+ "location": {
+ "column": "33",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "gState",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@RxState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RxState",
+ "location": {
+ "column": "33",
+ "line": "180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "RxState",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__UART_HandleTypeDef@FI@ErrorCode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ErrorCode",
+ "location": {
+ "column": "33",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "ErrorCode",
+ "origin": "user_include",
+ "scope": "__UART_HandleTypeDef"
+ }
+ ],
+ "name": "__UART_HandleTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@T@UART_HandleTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct __UART_HandleTypeDef",
+ "location": {
+ "column": "3",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_HandleTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@12890@macro@HAL_UART_ERROR_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_NONE",
+ "location": {
+ "column": "9",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@12974@macro@HAL_UART_ERROR_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_PE",
+ "location": {
+ "column": "9",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13058@macro@HAL_UART_ERROR_NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_NE",
+ "location": {
+ "column": "9",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13142@macro@HAL_UART_ERROR_FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_FE",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13226@macro@HAL_UART_ERROR_ORE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_ORE",
+ "location": {
+ "column": "9",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_ORE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13310@macro@HAL_UART_ERROR_DMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_ERROR_DMA",
+ "location": {
+ "column": "9",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ERROR_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13656@macro@UART_WORDLENGTH_8B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WORDLENGTH_8B",
+ "location": {
+ "column": "9",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_WORDLENGTH_8B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13713@macro@UART_WORDLENGTH_9B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WORDLENGTH_9B",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_WORDLENGTH_9B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13872@macro@UART_STOPBITS_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_STOPBITS_1",
+ "location": {
+ "column": "9",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_STOPBITS_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@13929@macro@UART_STOPBITS_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_STOPBITS_2",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_STOPBITS_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14077@macro@UART_PARITY_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_PARITY_NONE",
+ "location": {
+ "column": "9",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_PARITY_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14134@macro@UART_PARITY_EVEN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_PARITY_EVEN",
+ "location": {
+ "column": "9",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_PARITY_EVEN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14205@macro@UART_PARITY_ODD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_PARITY_ODD",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_PARITY_ODD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14397@macro@UART_HWCONTROL_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_HWCONTROL_NONE",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_HWCONTROL_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14455@macro@UART_HWCONTROL_RTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_HWCONTROL_RTS",
+ "location": {
+ "column": "9",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_HWCONTROL_RTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14528@macro@UART_HWCONTROL_CTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_HWCONTROL_CTS",
+ "location": {
+ "column": "9",
+ "line": "290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_HWCONTROL_CTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14601@macro@UART_HWCONTROL_RTS_CTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_HWCONTROL_RTS_CTS",
+ "location": {
+ "column": "9",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_HWCONTROL_RTS_CTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14772@macro@UART_MODE_RX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_MODE_RX",
+ "location": {
+ "column": "9",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_MODE_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14842@macro@UART_MODE_TX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_MODE_TX",
+ "location": {
+ "column": "9",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_MODE_TX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@14912@macro@UART_MODE_TX_RX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_MODE_TX_RX",
+ "location": {
+ "column": "9",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_MODE_TX_RX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15071@macro@UART_STATE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_STATE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_STATE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15128@macro@UART_STATE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_STATE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_STATE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15286@macro@UART_OVERSAMPLING_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_OVERSAMPLING_16",
+ "location": {
+ "column": "9",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_OVERSAMPLING_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15347@macro@UART_OVERSAMPLING_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_OVERSAMPLING_8",
+ "location": {
+ "column": "9",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_OVERSAMPLING_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15539@macro@UART_LINBREAKDETECTLENGTH_10B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_LINBREAKDETECTLENGTH_10B",
+ "location": {
+ "column": "9",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_LINBREAKDETECTLENGTH_10B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15595@macro@UART_LINBREAKDETECTLENGTH_11B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_LINBREAKDETECTLENGTH_11B",
+ "location": {
+ "column": "9",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_LINBREAKDETECTLENGTH_11B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15761@macro@UART_WAKEUPMETHOD_IDLELINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WAKEUPMETHOD_IDLELINE",
+ "location": {
+ "column": "9",
+ "line": "336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_WAKEUPMETHOD_IDLELINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@15824@macro@UART_WAKEUPMETHOD_ADDRESSMARK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_WAKEUPMETHOD_ADDRESSMARK",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_WAKEUPMETHOD_ADDRESSMARK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16079@macro@UART_FLAG_CTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_CTS",
+ "location": {
+ "column": "9",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_CTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16149@macro@UART_FLAG_LBD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_LBD",
+ "location": {
+ "column": "9",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_LBD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16219@macro@UART_FLAG_TXE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_TXE",
+ "location": {
+ "column": "9",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_TXE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16289@macro@UART_FLAG_TC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_TC",
+ "location": {
+ "column": "9",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_TC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16358@macro@UART_FLAG_RXNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_RXNE",
+ "location": {
+ "column": "9",
+ "line": "351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_RXNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16429@macro@UART_FLAG_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_IDLE",
+ "location": {
+ "column": "9",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16500@macro@UART_FLAG_ORE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_ORE",
+ "location": {
+ "column": "9",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_ORE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16570@macro@UART_FLAG_NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_NE",
+ "location": {
+ "column": "9",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16639@macro@UART_FLAG_FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_FE",
+ "location": {
+ "column": "9",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@16708@macro@UART_FLAG_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_FLAG_PE",
+ "location": {
+ "column": "9",
+ "line": "356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_FLAG_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17190@macro@UART_IT_PE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_PE",
+ "location": {
+ "column": "9",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_PE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17289@macro@UART_IT_TXE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_TXE",
+ "location": {
+ "column": "9",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_TXE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17389@macro@UART_IT_TC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_TC",
+ "location": {
+ "column": "9",
+ "line": "373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_TC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17488@macro@UART_IT_RXNE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_RXNE",
+ "location": {
+ "column": "9",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_RXNE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17589@macro@UART_IT_IDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_IDLE",
+ "location": {
+ "column": "9",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_IDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17692@macro@UART_IT_LBD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_LBD",
+ "location": {
+ "column": "9",
+ "line": "377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_LBD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17794@macro@UART_IT_CTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_CTS",
+ "location": {
+ "column": "9",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_CTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@17894@macro@UART_IT_ERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_ERR",
+ "location": {
+ "column": "9",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_ERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@18097@macro@HAL_UART_RECEPTION_STANDARD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_RECEPTION_STANDARD",
+ "location": {
+ "column": "9",
+ "line": "388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RECEPTION_STANDARD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@18218@macro@HAL_UART_RECEPTION_TOIDLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_RECEPTION_TOIDLE",
+ "location": {
+ "column": "9",
+ "line": "389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RECEPTION_TOIDLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@19454@macro@__HAL_UART_RESET_HANDLE_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_RESET_HANDLE_STATE",
+ "location": {
+ "column": "9",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_RESET_HANDLE_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@20129@macro@__HAL_UART_FLUSH_DRREGISTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_FLUSH_DRREGISTER",
+ "location": {
+ "column": "9",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_FLUSH_DRREGISTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@21285@macro@__HAL_UART_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@22706@macro@__HAL_UART_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@23064@macro@__HAL_UART_CLEAR_PEFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_PEFLAG",
+ "location": {
+ "column": "9",
+ "line": "480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_PEFLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@23647@macro@__HAL_UART_CLEAR_FEFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_FEFLAG",
+ "location": {
+ "column": "9",
+ "line": "494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_FEFLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@23990@macro@__HAL_UART_CLEAR_NEFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_NEFLAG",
+ "location": {
+ "column": "9",
+ "line": "502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_NEFLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@24334@macro@__HAL_UART_CLEAR_OREFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_OREFLAG",
+ "location": {
+ "column": "9",
+ "line": "510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_OREFLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@24680@macro@__HAL_UART_CLEAR_IDLEFLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_CLEAR_IDLEFLAG",
+ "location": {
+ "column": "9",
+ "line": "518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_CLEAR_IDLEFLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@25722@macro@__HAL_UART_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@27168@macro@__HAL_UART_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "556",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@28609@macro@__HAL_UART_GET_IT_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_GET_IT_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_GET_IT_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@30074@macro@__HAL_UART_HWCONTROL_CTS_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_HWCONTROL_CTS_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_HWCONTROL_CTS_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@31469@macro@__HAL_UART_HWCONTROL_CTS_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_HWCONTROL_CTS_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_HWCONTROL_CTS_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@32866@macro@__HAL_UART_HWCONTROL_RTS_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_HWCONTROL_RTS_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "632",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_HWCONTROL_RTS_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@34257@macro@__HAL_UART_HWCONTROL_RTS_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_HWCONTROL_RTS_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_HWCONTROL_RTS_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@34666@macro@__HAL_UART_ONE_BIT_SAMPLE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ONE_BIT_SAMPLE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_ONE_BIT_SAMPLE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@34909@macro@__HAL_UART_ONE_BIT_SAMPLE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ONE_BIT_SAMPLE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_ONE_BIT_SAMPLE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@35196@macro@__HAL_UART_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@35399@macro@__HAL_UART_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UART_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "__HAL_UART_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_LIN_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_LIN_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *, uint8_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *, uint8_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_MspInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_MspInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_MspInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspDeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_MspDeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_MspDeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspDeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_MspDeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_MspDeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Transmit_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAPause",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAPause",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAPause",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAPause",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAResume",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAResume",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAStop",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAStop",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAStop",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_DMAStop",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *, uint8_t *, uint16_t, uint16_t *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *, uint8_t *, uint16_t, uint16_t *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Abort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Abort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Abort_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_Abort_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmit_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_IRQHandler(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_IRQHandler(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_TxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_TxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_TxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_TxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_TxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_TxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_TxHalfCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_TxHalfCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_RxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_RxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_RxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxHalfCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_RxHalfCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_ErrorCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_ErrorCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ErrorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_ErrorCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_ErrorCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ErrorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_ErrorCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_ErrorCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_ErrorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmitCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmitCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmitCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortTransmitCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceiveCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceiveCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceiveCpltCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_AbortReceiveCpltCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_RxEventCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *, uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_RxEventCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_RxEventCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *, uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UARTEx_RxEventCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_SendBreak",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_LIN_SendBreak",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_SendBreak",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "766",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_LIN_SendBreak",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_EnterMuteMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_EnterMuteMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_EnterMuteMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_EnterMuteMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_ExitMuteMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_ExitMuteMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_ExitMuteMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_MultiProcessor_ExitMuteMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableTransmitter",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_EnableTransmitter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableTransmitter",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_EnableTransmitter",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableReceiver",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_EnableReceiver",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableReceiver",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_HalfDuplex_EnableReceiver",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetState",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *)",
+ "location": {
+ "column": "23",
+ "line": "779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_GetState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetState",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *)",
+ "location": {
+ "column": "23",
+ "line": "779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_GetState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_UART_GetError(UART_HandleTypeDef *)",
+ "location": {
+ "column": "23",
+ "line": "780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_UART_GetError(UART_HandleTypeDef *)",
+ "location": {
+ "column": "23",
+ "line": "780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "HAL_UART_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@40782@macro@UART_IT_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_IT_MASK",
+ "location": {
+ "column": "9",
+ "line": "797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_IT_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@40838@macro@UART_CR1_REG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_CR1_REG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_CR1_REG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@40883@macro@UART_CR2_REG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_CR2_REG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_CR2_REG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@40928@macro@UART_CR3_REG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_CR3_REG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_CR3_REG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@41145@macro@IS_UART_WORD_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_WORD_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_WORD_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@41293@macro@IS_UART_LIN_WORD_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_LIN_WORD_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_LIN_WORD_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@41369@macro@IS_UART_STOPBITS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_STOPBITS",
+ "location": {
+ "column": "9",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_STOPBITS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@41513@macro@IS_UART_PARITY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_PARITY",
+ "location": {
+ "column": "9",
+ "line": "815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_PARITY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@41715@macro@IS_UART_HARDWARE_FLOW_CONTROL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_HARDWARE_FLOW_CONTROL",
+ "location": {
+ "column": "9",
+ "line": "818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_HARDWARE_FLOW_CONTROL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42049@macro@IS_UART_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_MODE",
+ "location": {
+ "column": "9",
+ "line": "823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42134@macro@IS_UART_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_STATE",
+ "location": {
+ "column": "9",
+ "line": "824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42265@macro@IS_UART_OVERSAMPLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_OVERSAMPLING",
+ "location": {
+ "column": "9",
+ "line": "826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_OVERSAMPLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42426@macro@IS_UART_LIN_OVERSAMPLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_LIN_OVERSAMPLING",
+ "location": {
+ "column": "9",
+ "line": "828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_LIN_OVERSAMPLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42509@macro@IS_UART_LIN_BREAK_DETECT_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_LIN_BREAK_DETECT_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "829",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_LIN_BREAK_DETECT_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42703@macro@IS_UART_WAKEUPMETHOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_WAKEUPMETHOD",
+ "location": {
+ "column": "9",
+ "line": "831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_WAKEUPMETHOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42872@macro@IS_UART_BAUDRATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_BAUDRATE",
+ "location": {
+ "column": "9",
+ "line": "833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_BAUDRATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42934@macro@IS_UART_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_UART_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "IS_UART_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@42991@macro@UART_DIV_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIV_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIV_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@43114@macro@UART_DIVMANT_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIVMANT_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIVMANT_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@43217@macro@UART_DIVFRAQ_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIVFRAQ_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIVFRAQ_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@43587@macro@UART_BRR_SAMPLING16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_BRR_SAMPLING16",
+ "location": {
+ "column": "9",
+ "line": "842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_BRR_SAMPLING16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@43929@macro@UART_DIV_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIV_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIV_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@44052@macro@UART_DIVMANT_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIVMANT_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "847",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIVMANT_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@44154@macro@UART_DIVFRAQ_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_DIVFRAQ_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "848",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_DIVFRAQ_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.h@44528@macro@UART_BRR_SAMPLING8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UART_BRR_SAMPLING8",
+ "location": {
+ "column": "9",
+ "line": "852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_BRR_SAMPLING8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_Start_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_Start_Receive_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_Start_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_DMA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_uart.h"
+ },
+ "name": "UART_Start_Receive_DMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@969@macro@__STM32F4xx_HAL_DEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_DEF",
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__STM32F4xx_HAL_DEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_StatusTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_StatusTypeDef@HAL_OK",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_OK",
+ "location": {
+ "column": "3",
+ "line": "41",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_OK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_StatusTypeDef@HAL_ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_ERROR",
+ "location": {
+ "column": "3",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_StatusTypeDef@HAL_BUSY",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_BUSY",
+ "location": {
+ "column": "3",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_StatusTypeDef@HAL_TIMEOUT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_TIMEOUT",
+ "location": {
+ "column": "3",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@HAL_StatusTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum HAL_StatusTypeDef",
+ "location": {
+ "column": "3",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_StatusTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_LockTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_LockTypeDef@HAL_UNLOCKED",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_UNLOCKED",
+ "location": {
+ "column": "3",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_UNLOCKED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_LockTypeDef@HAL_LOCKED",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_LOCKED",
+ "location": {
+ "column": "3",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_LOCKED",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@HAL_LockTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum HAL_LockTypeDef",
+ "location": {
+ "column": "3",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_LockTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@1732@macro@UNUSED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UNUSED",
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "UNUSED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@1798@macro@HAL_MAX_DELAY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_MAX_DELAY",
+ "location": {
+ "column": "9",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_MAX_DELAY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@1840@macro@HAL_IS_BIT_SET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_IS_BIT_SET",
+ "location": {
+ "column": "9",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_IS_BIT_SET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@1909@macro@HAL_IS_BIT_CLR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_IS_BIT_CLR",
+ "location": {
+ "column": "9",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "HAL_IS_BIT_CLR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@1977@macro@__HAL_LINKDMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LINKDMA",
+ "location": {
+ "column": "9",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__HAL_LINKDMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@3443@macro@__HAL_RESET_HANDLE_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RESET_HANDLE_STATE",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__HAL_RESET_HANDLE_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@3642@macro@__HAL_LOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_LOCK",
+ "location": {
+ "column": "11",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__HAL_LOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@4471@macro@__HAL_UNLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_UNLOCK",
+ "location": {
+ "column": "11",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__HAL_UNLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@5949@macro@__ALIGN_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ALIGN_END",
+ "location": {
+ "column": "13",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__ALIGN_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@6182@macro@__ALIGN_BEGIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ALIGN_BEGIN",
+ "location": {
+ "column": "15",
+ "line": "150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__ALIGN_BEGIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@7050@macro@__RAM_FUNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RAM_FUNC",
+ "location": {
+ "column": "9",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__RAM_FUNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_def.h@7700@macro@__NOINLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NOINLINE",
+ "location": {
+ "column": "9",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_def.h"
+ },
+ "name": "__NOINLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@916@macro@__STM32F4xx_HAL_RCC_EX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_RCC_EX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__STM32F4xx_HAL_RCC_EX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLState",
+ "location": {
+ "column": "12",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLSource",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLSource",
+ "location": {
+ "column": "12",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLSource",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLM",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLM",
+ "location": {
+ "column": "12",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLM",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLN",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLN",
+ "location": {
+ "column": "12",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLN",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLP",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLP",
+ "location": {
+ "column": "12",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLP",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLInitTypeDef@FI@PLLQ",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLQ",
+ "location": {
+ "column": "12",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLQ",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ },
+ {
+ "ID": "c:@T@RCC_PLLInitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct RCC_PLLInitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PLLInitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_47_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_PLLI2SInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_PLLI2SInitTypeDef@FI@PLLI2SN",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLI2SN",
+ "location": {
+ "column": "12",
+ "line": "391",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLI2SN",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_384_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PLLI2SInitTypeDef@FI@PLLI2SR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLI2SR",
+ "location": {
+ "column": "12",
+ "line": "396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLI2SR",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_384_9"
+ },
+ {
+ "ID": "c:@T@RCC_PLLI2SInitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct RCC_PLLI2SInitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PLLI2SInitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_384_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_PeriphCLKInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@PeriphClockSelection",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PeriphClockSelection",
+ "location": {
+ "column": "12",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PeriphClockSelection",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_405_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@PLLI2S",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLLI2S",
+ "location": {
+ "column": "25",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLI2S",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_405_9"
+ },
+ {
+ "ID": "c:@SA@RCC_PeriphCLKInitTypeDef@FI@RTCClockSelection",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RTCClockSelection",
+ "location": {
+ "column": "12",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RTCClockSelection",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_405_9"
+ },
+ {
+ "ID": "c:@T@RCC_PeriphCLKInitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct RCC_PeriphCLKInitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PeriphCLKInitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_ex_h_405_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@28548@macro@RCC_PERIPHCLK_I2S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_I2S",
+ "location": {
+ "column": "9",
+ "line": "512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PERIPHCLK_I2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@28599@macro@RCC_PERIPHCLK_RTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_RTC",
+ "location": {
+ "column": "9",
+ "line": "513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PERIPHCLK_RTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@28650@macro@RCC_PERIPHCLK_PLLI2S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PERIPHCLK_PLLI2S",
+ "location": {
+ "column": "9",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PERIPHCLK_PLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@29510@macro@RCC_I2SCLKSOURCE_PLLI2S",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_I2SCLKSOURCE_PLLI2S",
+ "location": {
+ "column": "9",
+ "line": "530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_I2SCLKSOURCE_PLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@29563@macro@RCC_I2SCLKSOURCE_EXT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_I2SCLKSOURCE_EXT",
+ "location": {
+ "column": "9",
+ "line": "531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_I2SCLKSOURCE_EXT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@43932@macro@RCC_MCO2SOURCE_SYSCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO2SOURCE_SYSCLK",
+ "location": {
+ "column": "9",
+ "line": "931",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_MCO2SOURCE_SYSCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@43986@macro@RCC_MCO2SOURCE_PLLI2SCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO2SOURCE_PLLI2SCLK",
+ "location": {
+ "column": "9",
+ "line": "932",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_MCO2SOURCE_PLLI2SCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@44044@macro@RCC_MCO2SOURCE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO2SOURCE_HSE",
+ "location": {
+ "column": "9",
+ "line": "933",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_MCO2SOURCE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@44102@macro@RCC_MCO2SOURCE_PLLCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO2SOURCE_PLLCLK",
+ "location": {
+ "column": "9",
+ "line": "934",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_MCO2SOURCE_PLLCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@116508@macro@__HAL_RCC_BKPSRAM_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@117020@macro@__HAL_RCC_CCMDATARAMEN_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CCMDATARAMEN_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2025",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CCMDATARAMEN_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@117543@macro@__HAL_RCC_CRC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@118047@macro@__HAL_RCC_GPIOD_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2039",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@118553@macro@__HAL_RCC_GPIOE_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@119059@macro@__HAL_RCC_GPIOI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2053",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@119561@macro@__HAL_RCC_GPIOF_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2060",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@120063@macro@__HAL_RCC_GPIOG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2067",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@120565@macro@__HAL_RCC_USB_OTG_HS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2074",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121072@macro@__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2081",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121592@macro@__HAL_RCC_GPIOD_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2088",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121682@macro@__HAL_RCC_GPIOE_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2089",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121772@macro@__HAL_RCC_GPIOF_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2090",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121862@macro@__HAL_RCC_GPIOG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2091",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@121952@macro@__HAL_RCC_GPIOI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2092",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122042@macro@__HAL_RCC_USB_OTG_HS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122132@macro@__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122226@macro@__HAL_RCC_BKPSRAM_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122318@macro@__HAL_RCC_CCMDATARAMEN_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CCMDATARAMEN_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2096",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CCMDATARAMEN_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122413@macro@__HAL_RCC_CRC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2097",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@122597@macro@__HAL_RCC_ETHMAC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@123101@macro@__HAL_RCC_ETHMACTX_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@123616@macro@__HAL_RCC_ETHMACRX_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@124131@macro@__HAL_RCC_ETHMACPTP_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@124649@macro@__HAL_RCC_ETH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@125064@macro@__HAL_RCC_ETHMAC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@125149@macro@__HAL_RCC_ETHMACTX_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@125236@macro@__HAL_RCC_ETHMACRX_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@125323@macro@__HAL_RCC_ETHMACPTP_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@125413@macro@__HAL_RCC_ETH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126255@macro@__HAL_RCC_BKPSRAM_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126360@macro@__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126468@macro@__HAL_RCC_CRC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126569@macro@__HAL_RCC_GPIOD_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126672@macro@__HAL_RCC_GPIOE_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126775@macro@__HAL_RCC_GPIOI_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126878@macro@__HAL_RCC_GPIOF_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@126981@macro@__HAL_RCC_GPIOG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127084@macro@__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127187@macro@__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127296@macro@__HAL_RCC_GPIOD_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127399@macro@__HAL_RCC_GPIOE_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127502@macro@__HAL_RCC_GPIOF_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127605@macro@__HAL_RCC_GPIOG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127708@macro@__HAL_RCC_GPIOI_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127811@macro@__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@127914@macro@__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128020@macro@__HAL_RCC_BKPSRAM_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128125@macro@__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128233@macro@__HAL_RCC_CRC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128430@macro@__HAL_RCC_ETHMAC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128528@macro@__HAL_RCC_ETHMACTX_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128628@macro@__HAL_RCC_ETHMACRX_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128728@macro@__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@128829@macro@__HAL_RCC_ETH_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETH_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETH_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@129140@macro@__HAL_RCC_ETHMAC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@129238@macro@__HAL_RCC_ETHMACTX_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@129338@macro@__HAL_RCC_ETHMACRX_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@129438@macro@__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@129539@macro@__HAL_RCC_ETH_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETH_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETH_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@130225@macro@__HAL_RCC_USB_OTG_FS_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@130495@macro@__HAL_RCC_USB_OTG_FS_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@130582@macro@__HAL_RCC_RNG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@131083@macro@__HAL_RCC_RNG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@131213@macro@__HAL_RCC_DCMI_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@131706@macro@__HAL_RCC_DCMI_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@133480@macro@__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@133578@macro@__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@133679@macro@__HAL_RCC_RNG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@133772@macro@__HAL_RCC_RNG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@133915@macro@__HAL_RCC_DCMI_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@134007@macro@__HAL_RCC_DCMI_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@134990@macro@__HAL_RCC_FSMC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@135483@macro@__HAL_RCC_FSMC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@135976@macro@__HAL_RCC_FSMC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@136069@macro@__HAL_RCC_FSMC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@136559@macro@__HAL_RCC_TIM6_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@137052@macro@__HAL_RCC_TIM7_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@137545@macro@__HAL_RCC_TIM12_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@138040@macro@__HAL_RCC_TIM13_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@138535@macro@__HAL_RCC_TIM14_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@139030@macro@__HAL_RCC_USART3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@139527@macro@__HAL_RCC_UART4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@140022@macro@__HAL_RCC_UART5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@140517@macro@__HAL_RCC_CAN1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2387",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@141010@macro@__HAL_RCC_CAN2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@141503@macro@__HAL_RCC_DAC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@141994@macro@__HAL_RCC_TIM2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@142499@macro@__HAL_RCC_TIM3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@143004@macro@__HAL_RCC_TIM4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@143509@macro@__HAL_RCC_SPI3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144014@macro@__HAL_RCC_I2C3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144519@macro@__HAL_RCC_TIM2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144599@macro@__HAL_RCC_TIM3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144679@macro@__HAL_RCC_TIM4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144759@macro@__HAL_RCC_SPI3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144839@macro@__HAL_RCC_I2C3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144919@macro@__HAL_RCC_TIM6_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@144999@macro@__HAL_RCC_TIM7_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145079@macro@__HAL_RCC_TIM12_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145160@macro@__HAL_RCC_TIM13_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145241@macro@__HAL_RCC_TIM14_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145322@macro@__HAL_RCC_USART3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145404@macro@__HAL_RCC_UART4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145485@macro@__HAL_RCC_UART5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145566@macro@__HAL_RCC_CAN1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145646@macro@__HAL_RCC_CAN2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@145726@macro@__HAL_RCC_DAC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146222@macro@__HAL_RCC_TIM2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146316@macro@__HAL_RCC_TIM3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146409@macro@__HAL_RCC_TIM4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2472",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146501@macro@__HAL_RCC_SPI3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146594@macro@__HAL_RCC_I2C3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146687@macro@__HAL_RCC_TIM6_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146780@macro@__HAL_RCC_TIM7_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146873@macro@__HAL_RCC_TIM12_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@146967@macro@__HAL_RCC_TIM13_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2478",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147061@macro@__HAL_RCC_TIM14_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2479",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147155@macro@__HAL_RCC_USART3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2480",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147250@macro@__HAL_RCC_UART4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2481",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147344@macro@__HAL_RCC_UART5_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2482",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147438@macro@__HAL_RCC_CAN1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147531@macro@__HAL_RCC_CAN2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147624@macro@__HAL_RCC_DAC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2485",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147718@macro@__HAL_RCC_TIM2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2487",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147813@macro@__HAL_RCC_TIM3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2488",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@147907@macro@__HAL_RCC_TIM4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148000@macro@__HAL_RCC_SPI3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2490",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148094@macro@__HAL_RCC_I2C3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148188@macro@__HAL_RCC_TIM6_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148282@macro@__HAL_RCC_TIM7_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2493",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148376@macro@__HAL_RCC_TIM12_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148471@macro@__HAL_RCC_TIM13_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2495",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148566@macro@__HAL_RCC_TIM14_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148661@macro@__HAL_RCC_USART3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148757@macro@__HAL_RCC_UART4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148852@macro@__HAL_RCC_UART5_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@148947@macro@__HAL_RCC_CAN1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@149041@macro@__HAL_RCC_CAN2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@149135@macro@__HAL_RCC_DAC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2502",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@149623@macro@__HAL_RCC_TIM8_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@150116@macro@__HAL_RCC_ADC2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@150609@macro@__HAL_RCC_ADC3_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@151102@macro@__HAL_RCC_SDIO_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@151607@macro@__HAL_RCC_SPI4_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152112@macro@__HAL_RCC_TIM10_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152621@macro@__HAL_RCC_SDIO_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2557",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152701@macro@__HAL_RCC_SPI4_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2558",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152781@macro@__HAL_RCC_TIM10_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2559",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152862@macro@__HAL_RCC_TIM8_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@152942@macro@__HAL_RCC_ADC2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2561",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153022@macro@__HAL_RCC_ADC3_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153517@macro@__HAL_RCC_SDIO_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153612@macro@__HAL_RCC_SPI4_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2575",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153707@macro@__HAL_RCC_TIM10_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2576",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153802@macro@__HAL_RCC_TIM8_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153896@macro@__HAL_RCC_ADC2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@153990@macro@__HAL_RCC_ADC3_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "2579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154087@macro@__HAL_RCC_SDIO_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154182@macro@__HAL_RCC_SPI4_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2582",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154277@macro@__HAL_RCC_TIM10_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2583",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154372@macro@__HAL_RCC_TIM8_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2584",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154466@macro@__HAL_RCC_ADC2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154560@macro@__HAL_RCC_ADC3_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "2586",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154817@macro@__HAL_RCC_GPIOD_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154902@macro@__HAL_RCC_GPIOE_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2596",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@154987@macro@__HAL_RCC_GPIOF_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2597",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155072@macro@__HAL_RCC_GPIOG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2598",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155157@macro@__HAL_RCC_GPIOI_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155242@macro@__HAL_RCC_ETHMAC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2600",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155328@macro@__HAL_RCC_USB_OTG_HS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2601",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155417@macro@__HAL_RCC_CRC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2602",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155501@macro@__HAL_RCC_GPIOD_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2604",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155587@macro@__HAL_RCC_GPIOE_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2605",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155673@macro@__HAL_RCC_GPIOF_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155759@macro@__HAL_RCC_GPIOG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155845@macro@__HAL_RCC_GPIOI_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2608",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@155931@macro@__HAL_RCC_ETHMAC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2609",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156018@macro@__HAL_RCC_USB_OTG_HS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2610",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156108@macro@__HAL_RCC_CRC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156352@macro@__HAL_RCC_AHB2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_AHB2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156429@macro@__HAL_RCC_AHB2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_AHB2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156552@macro@__HAL_RCC_DCMI_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@156634@macro@__HAL_RCC_DCMI_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157189@macro@__HAL_RCC_USB_OTG_FS_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157278@macro@__HAL_RCC_USB_OTG_FS_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2637",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157370@macro@__HAL_RCC_RNG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2639",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157451@macro@__HAL_RCC_RNG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157694@macro@__HAL_RCC_AHB3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_AHB3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157762@macro@__HAL_RCC_AHB3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_AHB3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157829@macro@__HAL_RCC_FSMC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@157911@macro@__HAL_RCC_FSMC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158154@macro@__HAL_RCC_TIM6_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158238@macro@__HAL_RCC_TIM7_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158322@macro@__HAL_RCC_TIM12_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158407@macro@__HAL_RCC_TIM13_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158492@macro@__HAL_RCC_TIM14_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158577@macro@__HAL_RCC_USART3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158663@macro@__HAL_RCC_UART4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158748@macro@__HAL_RCC_UART5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158833@macro@__HAL_RCC_CAN1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@158917@macro@__HAL_RCC_CAN2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159001@macro@__HAL_RCC_DAC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2672",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159084@macro@__HAL_RCC_TIM2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159168@macro@__HAL_RCC_TIM3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159252@macro@__HAL_RCC_TIM4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159336@macro@__HAL_RCC_SPI3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159420@macro@__HAL_RCC_I2C3_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159506@macro@__HAL_RCC_TIM2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159591@macro@__HAL_RCC_TIM3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2680",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159676@macro@__HAL_RCC_TIM4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159761@macro@__HAL_RCC_SPI3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159846@macro@__HAL_RCC_I2C3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2683",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@159931@macro@__HAL_RCC_TIM6_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160016@macro@__HAL_RCC_TIM7_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2685",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160101@macro@__HAL_RCC_TIM12_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160187@macro@__HAL_RCC_TIM13_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160273@macro@__HAL_RCC_TIM14_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160359@macro@__HAL_RCC_USART3_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160446@macro@__HAL_RCC_UART4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160532@macro@__HAL_RCC_UART5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160618@macro@__HAL_RCC_CAN1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160703@macro@__HAL_RCC_CAN2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@160788@macro@__HAL_RCC_DAC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161032@macro@__HAL_RCC_TIM8_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161114@macro@__HAL_RCC_SDIO_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161196@macro@__HAL_RCC_SPI4_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161278@macro@__HAL_RCC_TIM10_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2706",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161405@macro@__HAL_RCC_SDIO_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2708",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161488@macro@__HAL_RCC_SPI4_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161571@macro@__HAL_RCC_TIM10_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2710",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@161655@macro@__HAL_RCC_TIM8_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "2711",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162265@macro@__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162360@macro@__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162455@macro@__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162550@macro@__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162645@macro@__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162740@macro@__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162835@macro@__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@162931@macro@__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163029@macro@__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2732",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163127@macro@__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163226@macro@__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2734",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163326@macro@__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163431@macro@__HAL_RCC_CRC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163522@macro@__HAL_RCC_FLITF_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FLITF_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FLITF_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163615@macro@__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2738",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163708@macro@__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2739",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163805@macro@__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2741",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163901@macro@__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@163997@macro@__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164093@macro@__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164189@macro@__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164285@macro@__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164381@macro@__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164478@macro@__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164577@macro@__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164676@macro@__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164776@macro@__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164877@macro@__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@164983@macro@__HAL_RCC_CRC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CRC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CRC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@165077@macro@__HAL_RCC_FLITF_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FLITF_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FLITF_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@165173@macro@__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@165269@macro@__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@165855@macro@__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@165951@macro@__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@166050@macro@__HAL_RCC_RNG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@166138@macro@__HAL_RCC_RNG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RNG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_RNG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@166279@macro@__HAL_RCC_DCMI_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@166368@macro@__HAL_RCC_DCMI_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DCMI_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DCMI_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@167480@macro@__HAL_RCC_FSMC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@167569@macro@__HAL_RCC_FSMC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_FSMC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_FSMC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168186@macro@__HAL_RCC_TIM6_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168277@macro@__HAL_RCC_TIM7_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168368@macro@__HAL_RCC_TIM12_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168460@macro@__HAL_RCC_TIM13_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168552@macro@__HAL_RCC_TIM14_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2817",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168644@macro@__HAL_RCC_USART3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2818",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168737@macro@__HAL_RCC_UART4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2819",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168829@macro@__HAL_RCC_UART5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@168921@macro@__HAL_RCC_CAN1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169012@macro@__HAL_RCC_CAN2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169103@macro@__HAL_RCC_DAC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2823",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169193@macro@__HAL_RCC_TIM2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169284@macro@__HAL_RCC_TIM3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2825",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169375@macro@__HAL_RCC_TIM4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169466@macro@__HAL_RCC_SPI3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169557@macro@__HAL_RCC_I2C3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2828",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169650@macro@__HAL_RCC_TIM2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169742@macro@__HAL_RCC_TIM3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2831",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169834@macro@__HAL_RCC_TIM4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@169926@macro@__HAL_RCC_SPI3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170018@macro@__HAL_RCC_I2C3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2C3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170110@macro@__HAL_RCC_TIM6_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM6_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2835",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM6_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170202@macro@__HAL_RCC_TIM7_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM7_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM7_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170294@macro@__HAL_RCC_TIM12_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM12_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM12_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170387@macro@__HAL_RCC_TIM13_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM13_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM13_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170480@macro@__HAL_RCC_TIM14_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM14_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2839",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM14_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170573@macro@__HAL_RCC_USART3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2840",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_USART3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170667@macro@__HAL_RCC_UART4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2841",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170760@macro@__HAL_RCC_UART5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_UART5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2842",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_UART5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170853@macro@__HAL_RCC_CAN1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@170945@macro@__HAL_RCC_CAN2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CAN2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2844",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_CAN2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@171037@macro@__HAL_RCC_DAC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DAC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2845",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_DAC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@171655@macro@__HAL_RCC_TIM8_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2858",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@171743@macro@__HAL_RCC_ADC2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2859",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@171831@macro@__HAL_RCC_ADC3_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2860",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@171919@macro@__HAL_RCC_SDIO_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2861",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172007@macro@__HAL_RCC_SPI4_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172095@macro@__HAL_RCC_TIM10_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "2863",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172186@macro@__HAL_RCC_SDIO_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SDIO_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SDIO_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172276@macro@__HAL_RCC_SPI4_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI4_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2866",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_SPI4_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172366@macro@__HAL_RCC_TIM10_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM10_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM10_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172457@macro@__HAL_RCC_TIM8_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM8_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_TIM8_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172547@macro@__HAL_RCC_ADC2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@172637@macro@__HAL_RCC_ADC3_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC3_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "2870",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_ADC3_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@358613@macro@__HAL_RCC_PLL_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLL_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "5794",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_PLL_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@360027@macro@__HAL_RCC_PLLI2S_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLLI2S_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "5812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_PLLI2S_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@360111@macro@__HAL_RCC_PLLI2S_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLLI2S_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "5813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_PLLI2S_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@365794@macro@__HAL_RCC_PLLI2S_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLLI2S_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "5898",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_PLLI2S_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@380490@macro@__HAL_RCC_I2S_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2S_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "6106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_I2S_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@380968@macro@__HAL_RCC_GET_I2S_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_I2S_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "6115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "__HAL_RCC_GET_I2S_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "6730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_PeriphCLKConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "6730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_PeriphCLKConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "6731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "6731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "6733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "6733",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_EnablePLLI2S",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "6742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_EnablePLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_EnablePLLI2S",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "6742",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_EnablePLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_DisablePLLI2S",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)",
+ "location": {
+ "column": "19",
+ "line": "6743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_DisablePLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_DisablePLLI2S",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)",
+ "location": {
+ "column": "19",
+ "line": "6743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "HAL_RCCEx_DisablePLLI2S",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@421480@macro@RCC_PLLI2SON_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLI2SON_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "6783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_PLLI2SON_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@421522@macro@RCC_CR_PLLI2SON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLI2SON_BB",
+ "location": {
+ "column": "9",
+ "line": "6784",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_CR_PLLI2SON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@423062@macro@RCC_CFGR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "6804",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_CFGR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@423518@macro@RCC_I2SSRC_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_I2SSRC_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "6810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_I2SSRC_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@423560@macro@RCC_CFGR_I2SSRC_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CFGR_I2SSRC_BB",
+ "location": {
+ "column": "9",
+ "line": "6811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "RCC_CFGR_I2SSRC_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@423678@macro@PLLI2S_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLLI2S_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "6813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLLI2S_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@425158@macro@PLL_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLL_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "6838",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "PLL_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@425503@macro@IS_RCC_PLLN_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLN_VALUE",
+ "location": {
+ "column": "9",
+ "line": "6854",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "IS_RCC_PLLN_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@425577@macro@IS_RCC_PLLI2SN_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLI2SN_VALUE",
+ "location": {
+ "column": "9",
+ "line": "6855",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "IS_RCC_PLLI2SN_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@426023@macro@IS_RCC_PERIPHCLOCK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PERIPHCLOCK",
+ "location": {
+ "column": "9",
+ "line": "6862",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "IS_RCC_PERIPHCLOCK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@427435@macro@IS_RCC_PLLI2SR_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLI2SR_VALUE",
+ "location": {
+ "column": "9",
+ "line": "6889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "IS_RCC_PLLI2SR_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.h@439375@macro@IS_RCC_MCO2SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MCO2SOURCE",
+ "location": {
+ "column": "9",
+ "line": "7082",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc_ex.h"
+ },
+ "name": "IS_RCC_MCO2SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_dbg.c@1813@macro@OS_COMPILER_OPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_COMPILER_OPT",
+ "location": {
+ "column": "10",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OS_COMPILER_OPT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSDebugEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSDebugEn",
+ "location": {
+ "column": "33",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSDebugEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEndiannessTest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEndiannessTest",
+ "location": {
+ "column": "33",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEndiannessTest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventEn",
+ "location": {
+ "column": "33",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventMax",
+ "location": {
+ "column": "33",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventNameEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventNameEn",
+ "location": {
+ "column": "33",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventNameEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventSize",
+ "location": {
+ "column": "33",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventTblSize",
+ "location": {
+ "column": "33",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSEventMultiEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSEventMultiEn",
+ "location": {
+ "column": "33",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSEventMultiEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagEn",
+ "location": {
+ "column": "33",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagGrpSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagGrpSize",
+ "location": {
+ "column": "33",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagGrpSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagNodeSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagNodeSize",
+ "location": {
+ "column": "33",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagNodeSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagWidth",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagWidth",
+ "location": {
+ "column": "33",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagWidth",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagMax",
+ "location": {
+ "column": "33",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSFlagNameEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSFlagNameEn",
+ "location": {
+ "column": "33",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSFlagNameEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSLowestPrio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSLowestPrio",
+ "location": {
+ "column": "33",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSLowestPrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMboxEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMboxEn",
+ "location": {
+ "column": "33",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMboxEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMemEn",
+ "location": {
+ "column": "33",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMemEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMemMax",
+ "location": {
+ "column": "33",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMemMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemNameEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMemNameEn",
+ "location": {
+ "column": "33",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMemNameEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMemSize",
+ "location": {
+ "column": "33",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMemSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMemTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMemTblSize",
+ "location": {
+ "column": "33",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMemTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSMutexEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSMutexEn",
+ "location": {
+ "column": "33",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSMutexEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSPtrSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSPtrSize",
+ "location": {
+ "column": "33",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSPtrSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSQEn",
+ "location": {
+ "column": "33",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSQEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSQMax",
+ "location": {
+ "column": "33",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSQMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSQSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSQSize",
+ "location": {
+ "column": "33",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSQSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSRdyTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSRdyTblSize",
+ "location": {
+ "column": "33",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSRdyTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSSemEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSSemEn",
+ "location": {
+ "column": "33",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSSemEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSStkWidth",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSStkWidth",
+ "location": {
+ "column": "33",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSStkWidth",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskCreateEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskCreateEn",
+ "location": {
+ "column": "33",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskCreateEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskCreateExtEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskCreateExtEn",
+ "location": {
+ "column": "33",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskCreateExtEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskDelEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskDelEn",
+ "location": {
+ "column": "33",
+ "line": "113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskDelEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskIdleStkSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskIdleStkSize",
+ "location": {
+ "column": "33",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskIdleStkSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskProfileEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskProfileEn",
+ "location": {
+ "column": "33",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskProfileEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskMax",
+ "location": {
+ "column": "33",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskNameEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskNameEn",
+ "location": {
+ "column": "33",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskNameEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskStatEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskStatEn",
+ "location": {
+ "column": "33",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskStatEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskStatStkSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskStatStkSize",
+ "location": {
+ "column": "33",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskStatStkSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskStatStkChkEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskStatStkChkEn",
+ "location": {
+ "column": "33",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskStatStkChkEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskSwHookEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskSwHookEn",
+ "location": {
+ "column": "33",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskSwHookEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTaskRegTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTaskRegTblSize",
+ "location": {
+ "column": "33",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTaskRegTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBPrioTblMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTCBPrioTblMax",
+ "location": {
+ "column": "33",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTCBPrioTblMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTCBSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTCBSize",
+ "location": {
+ "column": "33",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTCBSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTicksPerSec",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTicksPerSec",
+ "location": {
+ "column": "33",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTicksPerSec",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTimeTickHookEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTimeTickHookEn",
+ "location": {
+ "column": "33",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTimeTickHookEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSVersionNbr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSVersionNbr",
+ "location": {
+ "column": "33",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSVersionNbr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrEn",
+ "location": {
+ "column": "33",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrCfgMax",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrCfgMax",
+ "location": {
+ "column": "33",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrCfgMax",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrCfgNameEn",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrCfgNameEn",
+ "location": {
+ "column": "33",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrCfgNameEn",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrCfgWheelSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrCfgWheelSize",
+ "location": {
+ "column": "33",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrCfgWheelSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrCfgTicksPerSec",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrCfgTicksPerSec",
+ "location": {
+ "column": "33",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrCfgTicksPerSec",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrSize",
+ "location": {
+ "column": "33",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrTblSize",
+ "location": {
+ "column": "33",
+ "line": "138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrWheelSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrWheelSize",
+ "location": {
+ "column": "33",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrWheelSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSTmrWheelTblSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSTmrWheelTblSize",
+ "location": {
+ "column": "33",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSTmrWheelTblSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@OSDataSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "OSDataSize",
+ "location": {
+ "column": "33",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSDataSize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSDebugInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSDebugInit(void)",
+ "location": {
+ "column": "7",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "OSDebugInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_dbg.c@12030@F@OSDebugInit@ptemp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptemp",
+ "location": {
+ "column": "12",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Ports\\os_dbg.c"
+ },
+ "name": "ptemp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@1142@macro@OS_MEM_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MEM_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OS_MEM_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@1163@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_MEM * OSMemCreate(void *, INT32U, INT32U, INT8U *)",
+ "location": {
+ "column": "10",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3599@F@OSMemCreate@pmem",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmem",
+ "location": {
+ "column": "16",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "pmem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3621@F@OSMemCreate@pblk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pblk",
+ "location": {
+ "column": "16",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "pblk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3643@F@OSMemCreate@plink",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "plink",
+ "location": {
+ "column": "16",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "plink",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3666@F@OSMemCreate@loops",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "loops",
+ "location": {
+ "column": "16",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "loops",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3689@F@OSMemCreate@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "16",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@3815@F@OSMemCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void * OSMemGet(OS_MEM *, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@7808@F@OSMemGet@pblk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pblk",
+ "location": {
+ "column": "16",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "pblk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@7937@F@OSMemGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMemNameGet(OS_MEM *, INT8U **, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemNameGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@10671@F@OSMemNameGet@len",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "len",
+ "location": {
+ "column": "16",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "len",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@10799@F@OSMemNameGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemNameSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSMemNameSet(OS_MEM *, INT8U *, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemNameSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@13090@F@OSMemNameSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemPut",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMemPut(OS_MEM *, void *)",
+ "location": {
+ "column": "8",
+ "line": "358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemPut",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@15136@F@OSMemPut@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSMemQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSMemQuery(OS_MEM *, OS_MEM_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OSMemQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@17404@F@OSMemQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OS_MemInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OS_MemInit(void)",
+ "location": {
+ "column": "7",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "OS_MemInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@19356@F@OS_MemInit@pmem",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pmem",
+ "location": {
+ "column": "14",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "pmem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_mem.c@19376@F@OS_MemInit@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "14",
+ "line": "468",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_mem.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@1143@macro@OS_SEM_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OS_SEM_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@1164@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemAccept",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT16U OSSemAccept(OS_EVENT *)",
+ "location": {
+ "column": "9",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemAccept",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@2353@F@OSSemAccept@cnt",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cnt",
+ "location": {
+ "column": "16",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cnt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@2481@F@OSSemAccept@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemCreate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSSemCreate(INT16U)",
+ "location": {
+ "column": "12",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemCreate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@4262@F@OSSemCreate@pevent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent",
+ "location": {
+ "column": "16",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "pevent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@4393@F@OSSemCreate@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemDel",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "OS_EVENT * OSSemDel(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "12",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemDel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@9061@F@OSSemDel@tasks_waiting",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tasks_waiting",
+ "location": {
+ "column": "16",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "tasks_waiting",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@9092@F@OSSemDel@pevent_return",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pevent_return",
+ "location": {
+ "column": "16",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "pevent_return",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@9230@F@OSSemDel@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSSemPend(OS_EVENT *, INT32U, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@15455@F@OSSemPend@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPendAbort",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSSemPendAbort(OS_EVENT *, INT8U, INT8U *)",
+ "location": {
+ "column": "8",
+ "line": "439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemPendAbort",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@21028@F@OSSemPendAbort@nbr_tasks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nbr_tasks",
+ "location": {
+ "column": "16",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "nbr_tasks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@21162@F@OSSemPendAbort@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemPost",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSSemPost(OS_EVENT *)",
+ "location": {
+ "column": "8",
+ "line": "513",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemPost",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@24122@F@OSSemPost@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemQuery",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSSemQuery(OS_EVENT *, OS_SEM_DATA *)",
+ "location": {
+ "column": "8",
+ "line": "574",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemQuery",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@26732@F@OSSemQuery@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "17",
+ "line": "577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "i",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@26752@F@OSSemQuery@psrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "psrc",
+ "location": {
+ "column": "17",
+ "line": "578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "psrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@26775@F@OSSemQuery@pdest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdest",
+ "location": {
+ "column": "17",
+ "line": "579",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "pdest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@26906@F@OSSemQuery@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "17",
+ "line": "581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSSemSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSSemSet(OS_EVENT *, INT16U, INT8U *)",
+ "location": {
+ "column": "7",
+ "line": "636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "OSSemSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_sem.c@29563@F@OSSemSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_sem.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BUILTINS_INCLUDED",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__BUILTINS_INCLUDED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IEFF_HS",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__IEFF_HS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IEFF_NE",
+ "location": {
+ "column": "9",
+ "line": "30",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__IEFF_NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_no_operation",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_no_operation(void)",
+ "location": {
+ "column": "22",
+ "line": "39",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_no_operation",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_disable_interrupt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_disable_interrupt(void)",
+ "location": {
+ "column": "22",
+ "line": "41",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_disable_interrupt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_enable_interrupt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_enable_interrupt(void)",
+ "location": {
+ "column": "22",
+ "line": "42",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_enable_interrupt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@T@__istate_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "22",
+ "line": "44",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__istate_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_interrupt_state",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
+ "location": {
+ "column": "25",
+ "line": "46",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_interrupt_state",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_interrupt_state",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
+ "location": {
+ "column": "19",
+ "line": "47",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_interrupt_state",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_PSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_PSR(void)",
+ "location": {
+ "column": "27",
+ "line": "50",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_PSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_IPSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_IPSR(void)",
+ "location": {
+ "column": "27",
+ "line": "51",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_IPSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_MSP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_MSP(void)",
+ "location": {
+ "column": "37",
+ "line": "52",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_MSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_MSP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_MSP(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "53",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_MSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_PSP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_PSP(void)",
+ "location": {
+ "column": "37",
+ "line": "54",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_PSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_PSP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_PSP(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "55",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_PSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_PRIMASK",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
+ "location": {
+ "column": "37",
+ "line": "56",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_PRIMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_PRIMASK",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "57",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_PRIMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_CONTROL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_CONTROL(void)",
+ "location": {
+ "column": "37",
+ "line": "58",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_CONTROL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_CONTROL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_CONTROL(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "59",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_CONTROL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_FAULTMASK",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
+ "location": {
+ "column": "37",
+ "line": "62",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_FAULTMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_FAULTMASK",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "63",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_FAULTMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_BASEPRI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
+ "location": {
+ "column": "37",
+ "line": "64",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_BASEPRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_BASEPRI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "65",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_BASEPRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_disable_irq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_disable_irq(void)",
+ "location": {
+ "column": "19",
+ "line": "68",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_disable_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_enable_irq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_enable_irq(void)",
+ "location": {
+ "column": "19",
+ "line": "69",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_enable_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_disable_fiq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_disable_fiq(void)",
+ "location": {
+ "column": "19",
+ "line": "71",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_disable_fiq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_enable_fiq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_enable_fiq(void)",
+ "location": {
+ "column": "19",
+ "line": "72",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_enable_fiq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SWP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
+ "location": {
+ "column": "37",
+ "line": "77",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SWP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SWPB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
+ "location": {
+ "column": "38",
+ "line": "78",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SWPB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@T@__ul",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "22",
+ "line": "80",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__ul",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "22",
+ "line": "81",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_uint",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@2822@macro@__cpid",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__cpid",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__cpid",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@2868@macro@__cpreg",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__cpreg",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__cpreg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@2914@macro@__cpopcw",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__cpopcw",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__cpopcw",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@2960@macro@__cpopc",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__cpopc",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__cpopc",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CDP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "29",
+ "line": "90",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CDP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CDP2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "29",
+ "line": "91",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CDP2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MCR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "94",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MRC",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "96",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MCR2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "98",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MCR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MRC2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "100",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MRC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MCRR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "103",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MCRR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MCRR2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "104",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MCRR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MRRC",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "33",
+ "line": "106",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MRRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_MRRC2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "33",
+ "line": "107",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_MRRC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "110",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDCL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "111",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDCL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "112",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC2L",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "113",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC2L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "116",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STCL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "117",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STCL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "118",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC2L",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
+ "location": {
+ "column": "19",
+ "line": "119",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC2L",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "122",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDCL_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "125",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDCL_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC2_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "128",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC2_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDC2L_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "131",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDC2L_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "135",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STCL_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "138",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STCL_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC2_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "141",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC2_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STC2L_noidx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "144",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STC2L_noidx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:iccarm_builtin.h@6975@macro@__sys_reg",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__sys_reg",
+ "location": {
+ "column": "9",
+ "line": "147",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__sys_reg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_rsr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_rsr(const char *)",
+ "location": {
+ "column": "33",
+ "line": "150",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_rsr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_rsr64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned long long __iar_builtin_rsr64(const char *)",
+ "location": {
+ "column": "33",
+ "line": "151",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_rsr64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_rsrp",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void * __iar_builtin_rsrp(const char *)",
+ "location": {
+ "column": "33",
+ "line": "152",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_rsrp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_wsr",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_wsr(const char *, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "155",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_wsr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_wsr64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
+ "location": {
+ "column": "19",
+ "line": "156",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_wsr64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_wsrp",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_wsrp(const char *, const void *)",
+ "location": {
+ "column": "19",
+ "line": "157",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_wsrp",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_APSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_APSR(void)",
+ "location": {
+ "column": "27",
+ "line": "160",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_APSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_APSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_APSR(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "161",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_APSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_CPSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_CPSR(void)",
+ "location": {
+ "column": "27",
+ "line": "164",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_CPSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_CPSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_CPSR(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "165",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_CPSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_get_FPSCR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_get_FPSCR(void)",
+ "location": {
+ "column": "27",
+ "line": "168",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_get_FPSCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_FPSCR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_FPSCR(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "169",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_FPSCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CLZ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "173",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CLZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_ROR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "174",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_ROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_RRX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_RRX(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "175",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_RRX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QADD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QADD(int, int)",
+ "location": {
+ "column": "35",
+ "line": "178",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QADD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QDADD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QDADD(int, int)",
+ "location": {
+ "column": "35",
+ "line": "179",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QDADD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QSUB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QSUB(int, int)",
+ "location": {
+ "column": "35",
+ "line": "180",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QSUB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QDSUB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QDSUB(int, int)",
+ "location": {
+ "column": "35",
+ "line": "181",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QDSUB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QDOUBLE",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QDOUBLE(int)",
+ "location": {
+ "column": "35",
+ "line": "182",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QDOUBLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QFlag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QFlag(void)",
+ "location": {
+ "column": "35",
+ "line": "183",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QFlag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_acle_QFlag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_acle_QFlag(void)",
+ "location": {
+ "column": "30",
+ "line": "184",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_acle_QFlag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_set_QFlag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_set_QFlag(int)",
+ "location": {
+ "column": "30",
+ "line": "185",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_set_QFlag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_ignore_QFlag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_ignore_QFlag(void)",
+ "location": {
+ "column": "30",
+ "line": "186",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_ignore_QFlag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QCFlag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_QCFlag(void)",
+ "location": {
+ "column": "36",
+ "line": "188",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QCFlag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_reset_QC_flag",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_reset_QC_flag(void)",
+ "location": {
+ "column": "29",
+ "line": "189",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_reset_QC_flag",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMUL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMUL(short, short)",
+ "location": {
+ "column": "35",
+ "line": "191",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMUL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_REV",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_REV(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "194",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_REV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_REVSH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_REVSH(short)",
+ "location": {
+ "column": "35",
+ "line": "195",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_REVSH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_REV16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_REV16(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "197",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_REV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_RBIT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "198",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_RBIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDREXB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
+ "location": {
+ "column": "29",
+ "line": "200",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDREXB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDREXH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
+ "location": {
+ "column": "29",
+ "line": "201",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDREXH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDREX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
+ "location": {
+ "column": "28",
+ "line": "202",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDREX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_LDREXD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
+ "location": {
+ "column": "33",
+ "line": "203",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_LDREXD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STREXB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
+ "location": {
+ "column": "28",
+ "line": "205",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STREXB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STREXH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
+ "location": {
+ "column": "28",
+ "line": "206",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STREXH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STREX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
+ "location": {
+ "column": "28",
+ "line": "207",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STREX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_STREXD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
+ "location": {
+ "column": "28",
+ "line": "208",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_STREXD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CLREX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_CLREX(void)",
+ "location": {
+ "column": "19",
+ "line": "210",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CLREX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SEV",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_SEV(void)",
+ "location": {
+ "column": "19",
+ "line": "212",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SEV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_WFE",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_WFE(void)",
+ "location": {
+ "column": "19",
+ "line": "213",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_WFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_WFI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_WFI(void)",
+ "location": {
+ "column": "19",
+ "line": "214",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_WFI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_YIELD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_YIELD(void)",
+ "location": {
+ "column": "19",
+ "line": "215",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_YIELD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PLI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_PLI(const volatile void *)",
+ "location": {
+ "column": "19",
+ "line": "217",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PLI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PLD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_PLD(const volatile void *)",
+ "location": {
+ "column": "19",
+ "line": "218",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PLIx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "220",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PLIx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PLDx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "221",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PLDx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PLDW",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_PLDW(const volatile void *)",
+ "location": {
+ "column": "19",
+ "line": "222",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PLDW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSAT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SSAT(int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "224",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USAT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "225",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SEL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "228",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "230",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "231",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "232",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "233",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "234",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "235",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "237",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "238",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHSUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "239",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHSUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "240",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "241",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHSUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "242",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHSUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "244",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "245",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QSUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "246",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QSUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "247",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "248",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QSUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "249",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QSUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "251",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "252",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "253",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "254",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "255",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "256",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "258",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "259",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHSUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "260",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHSUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "261",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "262",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHSUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "263",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHSUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQADD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "265",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQADD16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "266",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQSUB8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "267",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQSUB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "268",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQADDSUBX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "269",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQADDSUBX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQSUBADDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "270",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQSUBADDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USAD8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "272",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USAD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USADA8",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "273",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USADA8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSAT16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "276",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSAT16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USAT16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "278",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USAT16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMUAD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "281",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMUAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMUSD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "282",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMUSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMUADX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "283",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMUADX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMUSDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "284",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMUSDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLAD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "286",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLSD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "287",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLADX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "288",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLADX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLSDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "289",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLSDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "291",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "295",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLSLD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "299",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLSLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLSLDX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "303",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLSLDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PKHBT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "307",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PKHBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_PKHTB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "310",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_PKHTB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLABB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "314",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLABB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLABT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "315",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLABT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLATB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "316",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLATB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLATT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "317",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLATT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLAWB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "319",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLAWB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLAWT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
+ "location": {
+ "column": "28",
+ "line": "320",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLAWT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMLA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMLA(int, int, int)",
+ "location": {
+ "column": "28",
+ "line": "322",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMLA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMLAR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMLAR(int, int, int)",
+ "location": {
+ "column": "28",
+ "line": "323",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMLAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMLS",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMLS(int, int, int)",
+ "location": {
+ "column": "28",
+ "line": "324",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMLS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMLSR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMLSR(int, int, int)",
+ "location": {
+ "column": "28",
+ "line": "325",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMLSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMUL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMUL(int, int)",
+ "location": {
+ "column": "28",
+ "line": "327",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMUL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMMULR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMMULR(int, int)",
+ "location": {
+ "column": "28",
+ "line": "328",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMMULR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULBB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "330",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULBB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULBT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "331",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULTB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "332",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULTB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULTT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "333",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULTT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULWB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULWB(int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "335",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULWB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMULWT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SMULWT(int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "336",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMULWT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SXTAB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SXTAB(int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "338",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SXTAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SXTAH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "int __iar_builtin_SXTAH(int, unsigned int)",
+ "location": {
+ "column": "28",
+ "line": "339",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SXTAH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UXTAB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "340",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UXTAB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UXTAH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "341",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UXTAH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UMAAL",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
+ "location": {
+ "column": "43",
+ "line": "343",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UMAAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALBB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "348",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALBB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALBT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "352",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALTB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "356",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALTB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SMLALTT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
+ "location": {
+ "column": "34",
+ "line": "360",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SMLALTT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UXTB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "364",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UXTB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UXTAB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "365",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UXTAB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SXTB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "367",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SXTB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SXTAB16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "368",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SXTAB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "370",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SSAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "371",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "372",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_SHSAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "373",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_SHSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "374",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_QSAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "375",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_QSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "377",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_USAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "378",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_USAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "379",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UHSAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "380",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UHSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQASX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "381",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_UQSAX",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "382",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_UQSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_DMB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_DMB(void)",
+ "location": {
+ "column": "19",
+ "line": "385",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_DMB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_DSB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_DSB(void)",
+ "location": {
+ "column": "19",
+ "line": "386",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_DSB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_ISB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_ISB(void)",
+ "location": {
+ "column": "19",
+ "line": "387",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_ISB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_DMBx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_DMBx(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "388",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_DMBx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_DSBx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_DSBx(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "389",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_DSBx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_ISBx",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_builtin_ISBx(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "390",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_ISBx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_TT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_TT(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "393",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_TT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_TTT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_TTT(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "394",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_TTT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_TTA",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_TTA(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "395",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_TTA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_TTAT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
+ "location": {
+ "column": "27",
+ "line": "396",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_TTAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__get_LR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __get_LR(void)",
+ "location": {
+ "column": "27",
+ "line": "398",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__get_LR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__set_LR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __set_LR(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "399",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__set_LR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__get_SP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __get_SP(void)",
+ "location": {
+ "column": "27",
+ "line": "401",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__get_SP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__set_SP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __set_SP(unsigned int)",
+ "location": {
+ "column": "19",
+ "line": "402",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__set_SP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VSQRT_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VSQRT_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "405",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VSQRT_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VSQRT_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VSQRT_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "406",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VSQRT_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFMA_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VFMA_F32(float, float, float)",
+ "location": {
+ "column": "30",
+ "line": "409",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFMA_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFMS_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VFMS_F32(float, float, float)",
+ "location": {
+ "column": "30",
+ "line": "410",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFMS_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFNMA_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
+ "location": {
+ "column": "30",
+ "line": "411",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFNMA_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFNMS_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
+ "location": {
+ "column": "30",
+ "line": "412",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFNMS_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFMA_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VFMA_F64(double, double, double)",
+ "location": {
+ "column": "31",
+ "line": "413",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFMA_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFMS_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VFMS_F64(double, double, double)",
+ "location": {
+ "column": "31",
+ "line": "414",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFMS_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFNMA_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
+ "location": {
+ "column": "31",
+ "line": "415",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFNMA_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VFNMS_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
+ "location": {
+ "column": "31",
+ "line": "416",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VFNMS_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32B",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
+ "location": {
+ "column": "37",
+ "line": "419",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32H",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
+ "location": {
+ "column": "37",
+ "line": "420",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32W",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "421",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32W",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32CB",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
+ "location": {
+ "column": "37",
+ "line": "422",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32CB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32CH",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
+ "location": {
+ "column": "37",
+ "line": "423",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32CH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_CRC32CW",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
+ "location": {
+ "column": "37",
+ "line": "424",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_CRC32CW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VMAXNM_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VMAXNM_F32(float, float)",
+ "location": {
+ "column": "30",
+ "line": "427",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VMAXNM_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VMINNM_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VMINNM_F32(float, float)",
+ "location": {
+ "column": "30",
+ "line": "428",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VMINNM_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VMAXNM_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VMAXNM_F64(double, double)",
+ "location": {
+ "column": "31",
+ "line": "429",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VMAXNM_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VMINNM_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VMINNM_F64(double, double)",
+ "location": {
+ "column": "31",
+ "line": "430",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VMINNM_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTA_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTA_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "433",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTA_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTM_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTM_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "434",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTM_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTN_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTN_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "435",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTN_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTP_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTP_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "436",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTP_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTX_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTX_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "437",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTX_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTR_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTR_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "438",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTR_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTZ_F32",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "float __iar_builtin_VRINTZ_F32(float)",
+ "location": {
+ "column": "30",
+ "line": "439",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTZ_F32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTA_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTA_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "440",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTA_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTM_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTM_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "441",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTM_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTN_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTN_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "442",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTN_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTP_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTP_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "443",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTP_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTX_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTX_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "444",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTX_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTR_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTR_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "445",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTR_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_builtin_VRINTZ_F64",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "double __iar_builtin_VRINTZ_F64(double)",
+ "location": {
+ "column": "31",
+ "line": "446",
+ "path": "E:\\IAR\\arm\\inc\\c\\iccarm_builtin.h"
+ },
+ "name": "__iar_builtin_VRINTZ_F64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@341@macro@APP_MODBUS_STATUS_REGISTER_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_STATUS_REGISTER_COUNT",
+ "location": {
+ "column": "9",
+ "line": "15",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "APP_MODBUS_STATUS_REGISTER_COUNT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@AppTaskStartStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "AppTaskStartStk",
+ "location": {
+ "column": "15",
+ "line": "17",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskStartStk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@AppTaskModbusStk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "AppTaskModbusStk",
+ "location": {
+ "column": "15",
+ "line": "18",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskModbusStk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@AppTaskT35Stk",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "AppTaskT35Stk",
+ "location": {
+ "column": "15",
+ "line": "19",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskT35Stk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@Uart1Handle",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "Uart1Handle",
+ "location": {
+ "column": "20",
+ "line": "21",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "Uart1Handle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusSlave",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusSlave",
+ "location": {
+ "column": "21",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusSlave",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusFrameSem",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusFrameSem",
+ "location": {
+ "column": "18",
+ "line": "24",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusFrameSem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusTxSem",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusTxSem",
+ "location": {
+ "column": "18",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusTxSem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusRxBuffer",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusRxBuffer",
+ "location": {
+ "column": "16",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusRxBuffer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusTxBuffer",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusTxBuffer",
+ "location": {
+ "column": "16",
+ "line": "27",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusTxBuffer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusRxLength",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusRxLength",
+ "location": {
+ "column": "26",
+ "line": "28",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusRxLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusFrameLength",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusFrameLength",
+ "location": {
+ "column": "26",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusFrameLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusLastRxTick",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusLastRxTick",
+ "location": {
+ "column": "26",
+ "line": "30",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusLastRxTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusFrameReady",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusFrameReady",
+ "location": {
+ "column": "25",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusFrameReady",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusRxOverflow",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusRxOverflow",
+ "location": {
+ "column": "25",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusRxOverflow",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusReceiveErrorCount",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusReceiveErrorCount",
+ "location": {
+ "column": "26",
+ "line": "33",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusReceiveErrorCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusSemaphoreErrorCount",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusSemaphoreErrorCount",
+ "location": {
+ "column": "26",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusSemaphoreErrorCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusLastActivityTick",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusLastActivityTick",
+ "location": {
+ "column": "17",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusLastActivityTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusRxFrameCount",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusRxFrameCount",
+ "location": {
+ "column": "17",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusRxFrameCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusTxFrameCount",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusTxFrameCount",
+ "location": {
+ "column": "17",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusTxFrameCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusProtocolErrorCount",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusProtocolErrorCount",
+ "location": {
+ "column": "17",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusProtocolErrorCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusHasActivity",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusHasActivity",
+ "location": {
+ "column": "16",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusHasActivity",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@ModbusLastStatus",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "ModbusLastStatus",
+ "location": {
+ "column": "22",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "ModbusLastStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@AppOutputPorts",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "AppOutputPorts",
+ "location": {
+ "column": "28",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppOutputPorts",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@AppOutputPins",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "AppOutputPins",
+ "location": {
+ "column": "23",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppOutputPins",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemClock_Config",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SystemClock_Config(void)",
+ "location": {
+ "column": "6",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "SystemClock_Config",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppTaskStart(void *)",
+ "location": {
+ "column": "13",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskStart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskModbus",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppTaskModbus(void *)",
+ "location": {
+ "column": "13",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskModbus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskT35",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppTaskT35(void *)",
+ "location": {
+ "column": "13",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskT35",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppInitGpio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppInitGpio(void)",
+ "location": {
+ "column": "13",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppInitGpio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppInitUart1",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppInitUart1(void)",
+ "location": {
+ "column": "13",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppInitUart1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppCreateTasks",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U AppCreateTasks(void)",
+ "location": {
+ "column": "14",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppCreateTasks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppStartUartReception",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef AppStartUartReception(void)",
+ "location": {
+ "column": "26",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppStartUartReception",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTransmitResponse",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef AppTransmitResponse(uint16_t)",
+ "location": {
+ "column": "26",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTransmitResponse",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppSealReceivedFrame",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint8_t AppSealReceivedFrame(void)",
+ "location": {
+ "column": "16",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppSealReceivedFrame",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppGetReadyFrameLength",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint16_t AppGetReadyFrameLength(void)",
+ "location": {
+ "column": "17",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppGetReadyFrameLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppPostModbusFrameSem",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "INT8U AppPostModbusFrameSem(void)",
+ "location": {
+ "column": "14",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppPostModbusFrameSem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppIsModbusStatusAccepted",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint8_t AppIsModbusStatusAccepted(MODBUS_STATUS)",
+ "location": {
+ "column": "16",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppIsModbusStatusAccepted",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppUpdateStatusRegisters",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS AppUpdateStatusRegisters(void)",
+ "location": {
+ "column": "22",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppUpdateStatusRegisters",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppSyncCoilsToGpio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS AppSyncCoilsToGpio(void)",
+ "location": {
+ "column": "22",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppSyncCoilsToGpio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppProcessFrame",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppProcessFrame(uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppProcessFrame",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppRecordIsrError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void AppRecordIsrError(void)",
+ "location": {
+ "column": "13",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppRecordIsrError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@main",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "int main(void)",
+ "location": {
+ "column": "5",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "main",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@2588@F@main@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemClock_Config",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void SystemClock_Config(void)",
+ "location": {
+ "column": "6",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "SystemClock_Config",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@3248@F@SystemClock_Config@oscillatorConfig",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "oscillatorConfig",
+ "location": {
+ "column": "24",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "oscillatorConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@3295@F@SystemClock_Config@clockConfig",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "clockConfig",
+ "location": {
+ "column": "24",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "clockConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@3338@F@SystemClock_Config@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@3370@F@SystemClock_Config@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "123",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppInitGpio",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppInitGpio(void)",
+ "location": {
+ "column": "13",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppInitGpio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@4497@F@AppInitGpio@gpioConfig",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "gpioConfig",
+ "location": {
+ "column": "22",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "gpioConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@4537@F@AppInitGpio@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@4571@F@AppInitGpio@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@4605@F@AppInitGpio@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppInitUart1",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppInitUart1(void)",
+ "location": {
+ "column": "13",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppInitUart1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppCreateTasks",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U AppCreateTasks(void)",
+ "location": {
+ "column": "14",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppCreateTasks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@6040@F@AppCreateTasks@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskStart",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppTaskStart(void *)",
+ "location": {
+ "column": "13",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskStart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@6843@F@AppTaskStart@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppStartUartReception",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef AppStartUartReception(void)",
+ "location": {
+ "column": "26",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppStartUartReception",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@7366@F@AppStartUartReception@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "15",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@7393@F@AppStartUartReception@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTransmitResponse",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef AppTransmitResponse(uint16_t)",
+ "location": {
+ "column": "26",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTransmitResponse",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@7922@F@AppTransmitResponse@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@7955@F@AppTransmitResponse@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppSealReceivedFrame",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t AppSealReceivedFrame(void)",
+ "location": {
+ "column": "16",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppSealReceivedFrame",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@8652@F@AppSealReceivedFrame@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "15",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@8679@F@AppSealReceivedFrame@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@8712@F@AppSealReceivedFrame@currentTick",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "currentTick",
+ "location": {
+ "column": "14",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "currentTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@8738@F@AppSealReceivedFrame@elapsedTicks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "elapsedTicks",
+ "location": {
+ "column": "14",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "elapsedTicks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@8765@F@AppSealReceivedFrame@frameSealed",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "frameSealed",
+ "location": {
+ "column": "13",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "frameSealed",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppGetReadyFrameLength",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t AppGetReadyFrameLength(void)",
+ "location": {
+ "column": "17",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppGetReadyFrameLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@9611@F@AppGetReadyFrameLength@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "15",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@9638@F@AppGetReadyFrameLength@frameLength",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "frameLength",
+ "location": {
+ "column": "14",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "frameLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppPostModbusFrameSem",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U AppPostModbusFrameSem(void)",
+ "location": {
+ "column": "14",
+ "line": "365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppPostModbusFrameSem",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@9999@F@AppPostModbusFrameSem@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppIsModbusStatusAccepted",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t AppIsModbusStatusAccepted(MODBUS_STATUS)",
+ "location": {
+ "column": "16",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppIsModbusStatusAccepted",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppUpdateStatusRegisters",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS AppUpdateStatusRegisters(void)",
+ "location": {
+ "column": "22",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppUpdateStatusRegisters",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@10704@F@AppUpdateStatusRegisters@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@10730@F@AppUpdateStatusRegisters@currentTick",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "currentTick",
+ "location": {
+ "column": "14",
+ "line": "396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "currentTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@10756@F@AppUpdateStatusRegisters@linkState",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "linkState",
+ "location": {
+ "column": "13",
+ "line": "397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "linkState",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@10779@F@AppUpdateStatusRegisters@registerValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "registerValue",
+ "location": {
+ "column": "14",
+ "line": "398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "registerValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppSyncCoilsToGpio",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS AppSyncCoilsToGpio(void)",
+ "location": {
+ "column": "22",
+ "line": "471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppSyncCoilsToGpio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@13433@F@AppSyncCoilsToGpio@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "473",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@13459@F@AppSyncCoilsToGpio@coilAddress",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilAddress",
+ "location": {
+ "column": "14",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "coilAddress",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@13485@F@AppSyncCoilsToGpio@coilValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilValue",
+ "location": {
+ "column": "13",
+ "line": "475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "coilValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@13508@F@AppSyncCoilsToGpio@pinState",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pinState",
+ "location": {
+ "column": "19",
+ "line": "476",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "pinState",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppProcessFrame",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppProcessFrame(uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "497",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppProcessFrame",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@14166@F@AppProcessFrame@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "499",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@14199@F@AppProcessFrame@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "500",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@14225@F@AppProcessFrame@txLength",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "txLength",
+ "location": {
+ "column": "14",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "txLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppRecordIsrError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppRecordIsrError(void)",
+ "location": {
+ "column": "13",
+ "line": "551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppRecordIsrError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskModbus",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppTaskModbus(void *)",
+ "location": {
+ "column": "13",
+ "line": "560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskModbus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@15830@F@AppTaskModbus@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "562",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@15863@F@AppTaskModbus@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "563",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@15882@F@AppTaskModbus@rxLength",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "rxLength",
+ "location": {
+ "column": "14",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "rxLength",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@F@AppTaskT35",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void AppTaskT35(void *)",
+ "location": {
+ "column": "13",
+ "line": "611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "AppTaskT35",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@17063@F@AppTaskT35@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@17082@F@AppTaskT35@updateElapsedTicks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "updateElapsedTicks",
+ "location": {
+ "column": "14",
+ "line": "614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "updateElapsedTicks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_RxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "638",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "HAL_UART_RxCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@17773@F@HAL_UART_RxCpltCallback@halStatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "halStatus",
+ "location": {
+ "column": "23",
+ "line": "640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "halStatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_ErrorCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_ErrorCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "HAL_UART_ErrorCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_TxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "HAL_UART_TxCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:main.c@18929@F@HAL_UART_TxCpltCallback@osError",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "osError",
+ "location": {
+ "column": "11",
+ "line": "690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "osError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@Error_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void Error_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "705",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\main.c"
+ },
+ "name": "Error_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@899@macro@__STM32F4xx_HAL_RCC_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_RCC_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__STM32F4xx_HAL_RCC_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@OscillatorType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OscillatorType",
+ "location": {
+ "column": "12",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "OscillatorType",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSEState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HSEState",
+ "location": {
+ "column": "12",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HSEState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@LSEState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LSEState",
+ "location": {
+ "column": "12",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "LSEState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSIState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HSIState",
+ "location": {
+ "column": "12",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HSIState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@HSICalibrationValue",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "HSICalibrationValue",
+ "location": {
+ "column": "12",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HSICalibrationValue",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@LSIState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "LSIState",
+ "location": {
+ "column": "12",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "LSIState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@SA@RCC_OscInitTypeDef@FI@PLL",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PLL",
+ "location": {
+ "column": "22",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "PLL",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ },
+ {
+ "ID": "c:@T@RCC_OscInitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct RCC_OscInitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OscInitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_51_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef@FI@ClockType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ClockType",
+ "location": {
+ "column": "12",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "ClockType",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ },
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef@FI@SYSCLKSource",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SYSCLKSource",
+ "location": {
+ "column": "12",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "SYSCLKSource",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ },
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef@FI@AHBCLKDivider",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AHBCLKDivider",
+ "location": {
+ "column": "12",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "AHBCLKDivider",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ },
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef@FI@APB1CLKDivider",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB1CLKDivider",
+ "location": {
+ "column": "12",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "APB1CLKDivider",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ },
+ {
+ "ID": "c:@SA@RCC_ClkInitTypeDef@FI@APB2CLKDivider",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "APB2CLKDivider",
+ "location": {
+ "column": "12",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "APB2CLKDivider",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ },
+ {
+ "ID": "c:@T@RCC_ClkInitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct RCC_ClkInitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_ClkInitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_rcc_h_77_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4396@macro@RCC_OSCILLATORTYPE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OSCILLATORTYPE_NONE",
+ "location": {
+ "column": "9",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OSCILLATORTYPE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4452@macro@RCC_OSCILLATORTYPE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OSCILLATORTYPE_HSE",
+ "location": {
+ "column": "9",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OSCILLATORTYPE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4508@macro@RCC_OSCILLATORTYPE_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OSCILLATORTYPE_HSI",
+ "location": {
+ "column": "9",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OSCILLATORTYPE_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4564@macro@RCC_OSCILLATORTYPE_LSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OSCILLATORTYPE_LSE",
+ "location": {
+ "column": "9",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OSCILLATORTYPE_LSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4620@macro@RCC_OSCILLATORTYPE_LSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OSCILLATORTYPE_LSI",
+ "location": {
+ "column": "9",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OSCILLATORTYPE_LSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4752@macro@RCC_HSE_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSE_OFF",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSE_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4806@macro@RCC_HSE_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSE_ON",
+ "location": {
+ "column": "9",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSE_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@4861@macro@RCC_HSE_BYPASS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSE_BYPASS",
+ "location": {
+ "column": "9",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSE_BYPASS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5022@macro@RCC_LSE_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSE_OFF",
+ "location": {
+ "column": "9",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSE_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5074@macro@RCC_LSE_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSE_ON",
+ "location": {
+ "column": "9",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSE_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5129@macro@RCC_LSE_BYPASS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSE_BYPASS",
+ "location": {
+ "column": "9",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSE_BYPASS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5292@macro@RCC_HSI_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSI_OFF",
+ "location": {
+ "column": "9",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSI_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5350@macro@RCC_HSI_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSI_ON",
+ "location": {
+ "column": "9",
+ "line": "141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSI_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5410@macro@RCC_HSICALIBRATION_DEFAULT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSICALIBRATION_DEFAULT",
+ "location": {
+ "column": "9",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSICALIBRATION_DEFAULT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5587@macro@RCC_LSI_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSI_OFF",
+ "location": {
+ "column": "9",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSI_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5645@macro@RCC_LSI_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSI_ON",
+ "location": {
+ "column": "9",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSI_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5779@macro@RCC_PLL_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLL_NONE",
+ "location": {
+ "column": "9",
+ "line": "160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLL_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5838@macro@RCC_PLL_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLL_OFF",
+ "location": {
+ "column": "9",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLL_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@5897@macro@RCC_PLL_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLL_ON",
+ "location": {
+ "column": "9",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLL_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6048@macro@RCC_PLLP_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLP_DIV2",
+ "location": {
+ "column": "9",
+ "line": "170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLP_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6100@macro@RCC_PLLP_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLP_DIV4",
+ "location": {
+ "column": "9",
+ "line": "171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLP_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6152@macro@RCC_PLLP_DIV6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLP_DIV6",
+ "location": {
+ "column": "9",
+ "line": "172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLP_DIV6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6204@macro@RCC_PLLP_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLP_DIV8",
+ "location": {
+ "column": "9",
+ "line": "173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLP_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6344@macro@RCC_PLLSOURCE_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLSOURCE_HSI",
+ "location": {
+ "column": "9",
+ "line": "181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLSOURCE_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6409@macro@RCC_PLLSOURCE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLSOURCE_HSE",
+ "location": {
+ "column": "9",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLSOURCE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6564@macro@RCC_CLOCKTYPE_SYSCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CLOCKTYPE_SYSCLK",
+ "location": {
+ "column": "9",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CLOCKTYPE_SYSCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6618@macro@RCC_CLOCKTYPE_HCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CLOCKTYPE_HCLK",
+ "location": {
+ "column": "9",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CLOCKTYPE_HCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6672@macro@RCC_CLOCKTYPE_PCLK1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CLOCKTYPE_PCLK1",
+ "location": {
+ "column": "9",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CLOCKTYPE_PCLK1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6726@macro@RCC_CLOCKTYPE_PCLK2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CLOCKTYPE_PCLK2",
+ "location": {
+ "column": "9",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CLOCKTYPE_PCLK2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@6986@macro@RCC_SYSCLKSOURCE_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_HSI",
+ "location": {
+ "column": "9",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7044@macro@RCC_SYSCLKSOURCE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_HSE",
+ "location": {
+ "column": "9",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7102@macro@RCC_SYSCLKSOURCE_PLLCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_PLLCLK",
+ "location": {
+ "column": "9",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_PLLCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7160@macro@RCC_SYSCLKSOURCE_PLLRCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_PLLRCLK",
+ "location": {
+ "column": "9",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_PLLRCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7473@macro@RCC_SYSCLKSOURCE_STATUS_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_STATUS_HSI",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_STATUS_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7566@macro@RCC_SYSCLKSOURCE_STATUS_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_STATUS_HSE",
+ "location": {
+ "column": "9",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_STATUS_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7659@macro@RCC_SYSCLKSOURCE_STATUS_PLLCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_STATUS_PLLCLK",
+ "location": {
+ "column": "9",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_STATUS_PLLCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7752@macro@RCC_SYSCLKSOURCE_STATUS_PLLRCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLKSOURCE_STATUS_PLLRCLK",
+ "location": {
+ "column": "9",
+ "line": "219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLKSOURCE_STATUS_PLLRCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@7963@macro@RCC_SYSCLK_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV1",
+ "location": {
+ "column": "9",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8024@macro@RCC_SYSCLK_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV2",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8085@macro@RCC_SYSCLK_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV4",
+ "location": {
+ "column": "9",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8146@macro@RCC_SYSCLK_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV8",
+ "location": {
+ "column": "9",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8207@macro@RCC_SYSCLK_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV16",
+ "location": {
+ "column": "9",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8269@macro@RCC_SYSCLK_DIV64",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV64",
+ "location": {
+ "column": "9",
+ "line": "232",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8331@macro@RCC_SYSCLK_DIV128",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV128",
+ "location": {
+ "column": "9",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV128",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8394@macro@RCC_SYSCLK_DIV256",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV256",
+ "location": {
+ "column": "9",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV256",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8457@macro@RCC_SYSCLK_DIV512",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_SYSCLK_DIV512",
+ "location": {
+ "column": "9",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_SYSCLK_DIV512",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8620@macro@RCC_HCLK_DIV1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HCLK_DIV1",
+ "location": {
+ "column": "9",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HCLK_DIV1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8682@macro@RCC_HCLK_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HCLK_DIV2",
+ "location": {
+ "column": "9",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HCLK_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8744@macro@RCC_HCLK_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HCLK_DIV4",
+ "location": {
+ "column": "9",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HCLK_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8806@macro@RCC_HCLK_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HCLK_DIV8",
+ "location": {
+ "column": "9",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HCLK_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@8868@macro@RCC_HCLK_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HCLK_DIV16",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HCLK_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9019@macro@RCC_RTCCLKSOURCE_NO_CLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_NO_CLK",
+ "location": {
+ "column": "9",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_NO_CLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9073@macro@RCC_RTCCLKSOURCE_LSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_LSE",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_LSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9127@macro@RCC_RTCCLKSOURCE_LSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_LSI",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_LSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9181@macro@RCC_RTCCLKSOURCE_HSE_DIVX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIVX",
+ "location": {
+ "column": "9",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIVX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9235@macro@RCC_RTCCLKSOURCE_HSE_DIV2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV2",
+ "location": {
+ "column": "9",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9289@macro@RCC_RTCCLKSOURCE_HSE_DIV3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV3",
+ "location": {
+ "column": "9",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9343@macro@RCC_RTCCLKSOURCE_HSE_DIV4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV4",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9397@macro@RCC_RTCCLKSOURCE_HSE_DIV5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV5",
+ "location": {
+ "column": "9",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9451@macro@RCC_RTCCLKSOURCE_HSE_DIV6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV6",
+ "location": {
+ "column": "9",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9505@macro@RCC_RTCCLKSOURCE_HSE_DIV7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV7",
+ "location": {
+ "column": "9",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9559@macro@RCC_RTCCLKSOURCE_HSE_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV8",
+ "location": {
+ "column": "9",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9613@macro@RCC_RTCCLKSOURCE_HSE_DIV9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV9",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9667@macro@RCC_RTCCLKSOURCE_HSE_DIV10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV10",
+ "location": {
+ "column": "9",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9721@macro@RCC_RTCCLKSOURCE_HSE_DIV11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV11",
+ "location": {
+ "column": "9",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9775@macro@RCC_RTCCLKSOURCE_HSE_DIV12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV12",
+ "location": {
+ "column": "9",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9829@macro@RCC_RTCCLKSOURCE_HSE_DIV13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV13",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9883@macro@RCC_RTCCLKSOURCE_HSE_DIV14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV14",
+ "location": {
+ "column": "9",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9937@macro@RCC_RTCCLKSOURCE_HSE_DIV15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV15",
+ "location": {
+ "column": "9",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@9991@macro@RCC_RTCCLKSOURCE_HSE_DIV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV16",
+ "location": {
+ "column": "9",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10045@macro@RCC_RTCCLKSOURCE_HSE_DIV17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV17",
+ "location": {
+ "column": "9",
+ "line": "274",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10099@macro@RCC_RTCCLKSOURCE_HSE_DIV18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV18",
+ "location": {
+ "column": "9",
+ "line": "275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10153@macro@RCC_RTCCLKSOURCE_HSE_DIV19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV19",
+ "location": {
+ "column": "9",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10207@macro@RCC_RTCCLKSOURCE_HSE_DIV20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV20",
+ "location": {
+ "column": "9",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10261@macro@RCC_RTCCLKSOURCE_HSE_DIV21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV21",
+ "location": {
+ "column": "9",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10315@macro@RCC_RTCCLKSOURCE_HSE_DIV22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV22",
+ "location": {
+ "column": "9",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10369@macro@RCC_RTCCLKSOURCE_HSE_DIV23",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV23",
+ "location": {
+ "column": "9",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV23",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10423@macro@RCC_RTCCLKSOURCE_HSE_DIV24",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV24",
+ "location": {
+ "column": "9",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV24",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10477@macro@RCC_RTCCLKSOURCE_HSE_DIV25",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV25",
+ "location": {
+ "column": "9",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV25",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10531@macro@RCC_RTCCLKSOURCE_HSE_DIV26",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV26",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV26",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10585@macro@RCC_RTCCLKSOURCE_HSE_DIV27",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV27",
+ "location": {
+ "column": "9",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV27",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10639@macro@RCC_RTCCLKSOURCE_HSE_DIV28",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV28",
+ "location": {
+ "column": "9",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV28",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10693@macro@RCC_RTCCLKSOURCE_HSE_DIV29",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV29",
+ "location": {
+ "column": "9",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV29",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10747@macro@RCC_RTCCLKSOURCE_HSE_DIV30",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV30",
+ "location": {
+ "column": "9",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV30",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10801@macro@RCC_RTCCLKSOURCE_HSE_DIV31",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCCLKSOURCE_HSE_DIV31",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCCLKSOURCE_HSE_DIV31",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10929@macro@RCC_MCO1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO1",
+ "location": {
+ "column": "9",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@10983@macro@RCC_MCO2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO2",
+ "location": {
+ "column": "9",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11127@macro@RCC_MCO1SOURCE_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO1SOURCE_HSI",
+ "location": {
+ "column": "9",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO1SOURCE_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11181@macro@RCC_MCO1SOURCE_LSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO1SOURCE_LSE",
+ "location": {
+ "column": "9",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO1SOURCE_LSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11239@macro@RCC_MCO1SOURCE_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO1SOURCE_HSE",
+ "location": {
+ "column": "9",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO1SOURCE_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11297@macro@RCC_MCO1SOURCE_PLLCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCO1SOURCE_PLLCLK",
+ "location": {
+ "column": "9",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCO1SOURCE_PLLCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11449@macro@RCC_MCODIV_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCODIV_1",
+ "location": {
+ "column": "9",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCODIV_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11502@macro@RCC_MCODIV_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCODIV_2",
+ "location": {
+ "column": "9",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCODIV_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11562@macro@RCC_MCODIV_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCODIV_3",
+ "location": {
+ "column": "9",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCODIV_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11655@macro@RCC_MCODIV_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCODIV_4",
+ "location": {
+ "column": "9",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCODIV_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11748@macro@RCC_MCODIV_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_MCODIV_5",
+ "location": {
+ "column": "9",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_MCODIV_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11881@macro@RCC_IT_LSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_LSIRDY",
+ "location": {
+ "column": "9",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_LSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11939@macro@RCC_IT_LSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_LSERDY",
+ "location": {
+ "column": "9",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_LSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@11997@macro@RCC_IT_HSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_HSIRDY",
+ "location": {
+ "column": "9",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_HSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12055@macro@RCC_IT_HSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_HSERDY",
+ "location": {
+ "column": "9",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_HSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12113@macro@RCC_IT_PLLRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_PLLRDY",
+ "location": {
+ "column": "9",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_PLLRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12171@macro@RCC_IT_PLLI2SRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_PLLI2SRDY",
+ "location": {
+ "column": "9",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_PLLI2SRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12229@macro@RCC_IT_CSS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_IT_CSS",
+ "location": {
+ "column": "9",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_IT_CSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12649@macro@RCC_FLAG_HSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_HSIRDY",
+ "location": {
+ "column": "9",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_HSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12707@macro@RCC_FLAG_HSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_HSERDY",
+ "location": {
+ "column": "9",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_HSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12765@macro@RCC_FLAG_PLLRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_PLLRDY",
+ "location": {
+ "column": "9",
+ "line": "351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_PLLRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12823@macro@RCC_FLAG_PLLI2SRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_PLLI2SRDY",
+ "location": {
+ "column": "9",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_PLLI2SRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@12917@macro@RCC_FLAG_LSERDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_LSERDY",
+ "location": {
+ "column": "9",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_LSERDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13010@macro@RCC_FLAG_LSIRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_LSIRDY",
+ "location": {
+ "column": "9",
+ "line": "358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_LSIRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13068@macro@RCC_FLAG_BORRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_BORRST",
+ "location": {
+ "column": "9",
+ "line": "359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_BORRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13126@macro@RCC_FLAG_PINRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_PINRST",
+ "location": {
+ "column": "9",
+ "line": "360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_PINRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13184@macro@RCC_FLAG_PORRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_PORRST",
+ "location": {
+ "column": "9",
+ "line": "361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_PORRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13242@macro@RCC_FLAG_SFTRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_SFTRST",
+ "location": {
+ "column": "9",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_SFTRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13300@macro@RCC_FLAG_IWDGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_IWDGRST",
+ "location": {
+ "column": "9",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_IWDGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13358@macro@RCC_FLAG_WWDGRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_WWDGRST",
+ "location": {
+ "column": "9",
+ "line": "364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_WWDGRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@13416@macro@RCC_FLAG_LPWRRST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_LPWRRST",
+ "location": {
+ "column": "9",
+ "line": "365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_LPWRRST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@14018@macro@__HAL_RCC_GPIOA_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@14528@macro@__HAL_RCC_GPIOB_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@15038@macro@__HAL_RCC_GPIOC_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@15547@macro@__HAL_RCC_GPIOH_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@16055@macro@__HAL_RCC_DMA1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@16560@macro@__HAL_RCC_DMA2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17071@macro@__HAL_RCC_GPIOA_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17158@macro@__HAL_RCC_GPIOB_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17245@macro@__HAL_RCC_GPIOC_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17332@macro@__HAL_RCC_GPIOH_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17419@macro@__HAL_RCC_DMA1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@17505@macro@__HAL_RCC_DMA2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18004@macro@__HAL_RCC_GPIOA_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18102@macro@__HAL_RCC_GPIOB_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18200@macro@__HAL_RCC_GPIOC_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18298@macro@__HAL_RCC_GPIOH_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18396@macro@__HAL_RCC_DMA1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18493@macro@__HAL_RCC_DMA2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18592@macro@__HAL_RCC_GPIOA_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18690@macro@__HAL_RCC_GPIOB_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18788@macro@__HAL_RCC_GPIOC_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18886@macro@__HAL_RCC_GPIOH_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@18984@macro@__HAL_RCC_DMA1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@19081@macro@__HAL_RCC_DMA2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@19564@macro@__HAL_RCC_TIM5_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@20073@macro@__HAL_RCC_WWDG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@20582@macro@__HAL_RCC_SPI2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@21091@macro@__HAL_RCC_USART2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "491",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@21606@macro@__HAL_RCC_I2C1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@22115@macro@__HAL_RCC_I2C2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "505",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@22624@macro@__HAL_RCC_PWR_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "512",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23132@macro@__HAL_RCC_TIM5_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23212@macro@__HAL_RCC_WWDG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "521",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23292@macro@__HAL_RCC_SPI2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "522",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23372@macro@__HAL_RCC_USART2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "523",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23454@macro@__HAL_RCC_I2C1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "524",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23534@macro@__HAL_RCC_I2C2_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@23614@macro@__HAL_RCC_PWR_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24106@macro@__HAL_RCC_TIM5_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24198@macro@__HAL_RCC_WWDG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24290@macro@__HAL_RCC_SPI2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24382@macro@__HAL_RCC_USART2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24476@macro@__HAL_RCC_I2C1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24568@macro@__HAL_RCC_I2C2_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24660@macro@__HAL_RCC_PWR_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "544",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24753@macro@__HAL_RCC_TIM5_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24846@macro@__HAL_RCC_WWDG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@24939@macro@__HAL_RCC_SPI2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@25032@macro@__HAL_RCC_USART2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "549",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@25127@macro@__HAL_RCC_I2C1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@25220@macro@__HAL_RCC_I2C2_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "551",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@25313@macro@__HAL_RCC_PWR_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@25792@macro@__HAL_RCC_TIM1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "564",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@26301@macro@__HAL_RCC_USART1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "571",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@26814@macro@__HAL_RCC_USART6_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@27327@macro@__HAL_RCC_ADC1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "585",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@27836@macro@__HAL_RCC_SPI1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@28345@macro@__HAL_RCC_SYSCFG_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "599",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@28858@macro@__HAL_RCC_TIM9_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "606",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@29367@macro@__HAL_RCC_TIM11_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_CLK_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@29880@macro@__HAL_RCC_TIM1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@29960@macro@__HAL_RCC_USART1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30042@macro@__HAL_RCC_USART6_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30124@macro@__HAL_RCC_ADC1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30204@macro@__HAL_RCC_SPI1_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30284@macro@__HAL_RCC_SYSCFG_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "626",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30366@macro@__HAL_RCC_TIM9_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "627",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30446@macro@__HAL_RCC_TIM11_CLK_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_CLK_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_CLK_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@30940@macro@__HAL_RCC_TIM1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "640",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31032@macro@__HAL_RCC_USART1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "641",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31126@macro@__HAL_RCC_USART6_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "642",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31220@macro@__HAL_RCC_ADC1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31312@macro@__HAL_RCC_SPI1_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "644",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31404@macro@__HAL_RCC_SYSCFG_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31498@macro@__HAL_RCC_TIM9_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31590@macro@__HAL_RCC_TIM11_IS_CLK_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_IS_CLK_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "647",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_IS_CLK_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31685@macro@__HAL_RCC_TIM1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "649",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31778@macro@__HAL_RCC_USART1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "650",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31873@macro@__HAL_RCC_USART6_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "651",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@31968@macro@__HAL_RCC_ADC1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "652",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32061@macro@__HAL_RCC_SPI1_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32154@macro@__HAL_RCC_SYSCFG_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32249@macro@__HAL_RCC_TIM9_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "655",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32342@macro@__HAL_RCC_TIM11_IS_CLK_DISABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_IS_CLK_DISABLED",
+ "location": {
+ "column": "9",
+ "line": "656",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_IS_CLK_DISABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32593@macro@__HAL_RCC_AHB1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_AHB1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32664@macro@__HAL_RCC_GPIOA_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32748@macro@__HAL_RCC_GPIOB_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32832@macro@__HAL_RCC_GPIOC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@32916@macro@__HAL_RCC_GPIOH_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33000@macro@__HAL_RCC_DMA1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33083@macro@__HAL_RCC_DMA2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33168@macro@__HAL_RCC_AHB1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_AHB1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "673",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_AHB1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33233@macro@__HAL_RCC_GPIOA_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "674",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33318@macro@__HAL_RCC_GPIOB_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "675",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33403@macro@__HAL_RCC_GPIOC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "676",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33488@macro@__HAL_RCC_GPIOH_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33573@macro@__HAL_RCC_DMA1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "678",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33657@macro@__HAL_RCC_DMA2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "679",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33898@macro@__HAL_RCC_APB1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_APB1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "688",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_APB1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@33970@macro@__HAL_RCC_TIM5_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34054@macro@__HAL_RCC_WWDG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34138@macro@__HAL_RCC_SPI2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "691",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34222@macro@__HAL_RCC_USART2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34308@macro@__HAL_RCC_I2C1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "693",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34392@macro@__HAL_RCC_I2C2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "694",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34476@macro@__HAL_RCC_PWR_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "695",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34561@macro@__HAL_RCC_APB1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_APB1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "697",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_APB1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34627@macro@__HAL_RCC_TIM5_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "698",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34712@macro@__HAL_RCC_WWDG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "699",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34797@macro@__HAL_RCC_SPI2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "700",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34882@macro@__HAL_RCC_USART2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "701",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@34969@macro@__HAL_RCC_I2C1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "702",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35054@macro@__HAL_RCC_I2C2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "703",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35139@macro@__HAL_RCC_PWR_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "704",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35380@macro@__HAL_RCC_APB2_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_APB2_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_APB2_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35452@macro@__HAL_RCC_TIM1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "714",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35536@macro@__HAL_RCC_USART1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "715",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35622@macro@__HAL_RCC_USART6_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "716",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35708@macro@__HAL_RCC_ADC_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "717",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35791@macro@__HAL_RCC_SPI1_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "718",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35875@macro@__HAL_RCC_SYSCFG_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "719",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@35961@macro@__HAL_RCC_TIM9_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "720",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36045@macro@__HAL_RCC_TIM11_FORCE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_FORCE_RESET",
+ "location": {
+ "column": "9",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_FORCE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36132@macro@__HAL_RCC_APB2_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_APB2_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "723",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_APB2_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36198@macro@__HAL_RCC_TIM1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36283@macro@__HAL_RCC_USART1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "725",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36370@macro@__HAL_RCC_USART6_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "726",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36457@macro@__HAL_RCC_ADC_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36541@macro@__HAL_RCC_SPI1_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36626@macro@__HAL_RCC_SYSCFG_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36713@macro@__HAL_RCC_TIM9_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@36798@macro@__HAL_RCC_TIM11_RELEASE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_RELEASE_RESET",
+ "location": {
+ "column": "9",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_RELEASE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37370@macro@__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "744",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37463@macro@__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "745",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37556@macro@__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "746",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37649@macro@__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37742@macro@__HAL_RCC_DMA1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "748",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37834@macro@__HAL_RCC_DMA2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@37928@macro@__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38022@macro@__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "752",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38116@macro@__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "753",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38210@macro@__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38304@macro@__HAL_RCC_DMA1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38397@macro@__HAL_RCC_DMA2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DMA2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "756",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DMA2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@38976@macro@__HAL_RCC_TIM5_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39067@macro@__HAL_RCC_WWDG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39158@macro@__HAL_RCC_SPI2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39249@macro@__HAL_RCC_USART2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39342@macro@__HAL_RCC_I2C1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39433@macro@__HAL_RCC_I2C2_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "774",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39524@macro@__HAL_RCC_PWR_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39616@macro@__HAL_RCC_TIM5_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM5_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM5_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39708@macro@__HAL_RCC_WWDG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_WWDG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "778",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_WWDG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39800@macro@__HAL_RCC_SPI2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39892@macro@__HAL_RCC_USART2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "780",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@39986@macro@__HAL_RCC_I2C1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "781",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@40078@macro@__HAL_RCC_I2C2_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_I2C2_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "782",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_I2C2_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@40170@macro@__HAL_RCC_PWR_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PWR_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "783",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PWR_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@40747@macro@__HAL_RCC_TIM1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "796",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@40838@macro@__HAL_RCC_USART1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "797",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@40931@macro@__HAL_RCC_USART6_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "798",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41024@macro@__HAL_RCC_ADC1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "799",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41115@macro@__HAL_RCC_SPI1_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "800",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41206@macro@__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "801",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41299@macro@__HAL_RCC_TIM9_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "802",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41390@macro@__HAL_RCC_TIM11_CLK_SLEEP_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_CLK_SLEEP_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_CLK_SLEEP_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41484@macro@__HAL_RCC_TIM1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41576@macro@__HAL_RCC_USART1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41670@macro@__HAL_RCC_USART6_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_USART6_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_USART6_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41764@macro@__HAL_RCC_ADC1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ADC1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ADC1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41856@macro@__HAL_RCC_SPI1_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SPI1_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "809",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SPI1_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@41948@macro@__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@42042@macro@__HAL_RCC_TIM9_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM9_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "811",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM9_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@42134@macro@__HAL_RCC_TIM11_CLK_SLEEP_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_TIM11_CLK_SLEEP_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "812",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_TIM11_CLK_SLEEP_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@43323@macro@__HAL_RCC_HSI_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_HSI_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_HSI_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@43401@macro@__HAL_RCC_HSI_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_HSI_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_HSI_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@43939@macro@__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
+ "location": {
+ "column": "9",
+ "line": "846",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@44679@macro@__HAL_RCC_LSI_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_LSI_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "864",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_LSI_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@44758@macro@__HAL_RCC_LSI_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_LSI_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_LSI_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@46392@macro@__HAL_RCC_HSE_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_HSE_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "895",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_HSE_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@48792@macro@__HAL_RCC_LSE_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_LSE_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "938",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_LSE_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@50118@macro@__HAL_RCC_RTC_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RTC_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_RTC_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@50198@macro@__HAL_RCC_RTC_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RTC_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "967",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_RTC_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@51784@macro@__HAL_RCC_RTC_CLKPRESCALER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RTC_CLKPRESCALER",
+ "location": {
+ "column": "9",
+ "line": "990",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_RTC_CLKPRESCALER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@52071@macro@__HAL_RCC_RTC_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_RTC_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "993",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_RTC_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@52852@macro@__HAL_RCC_GET_RTC_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_RTC_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "1004",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_RTC_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@53222@macro@__HAL_RCC_GET_RTC_HSE_PRESCALER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_RTC_HSE_PRESCALER",
+ "location": {
+ "column": "10",
+ "line": "1011",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_RTC_HSE_PRESCALER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@53606@macro@__HAL_RCC_BACKUPRESET_FORCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BACKUPRESET_FORCE",
+ "location": {
+ "column": "9",
+ "line": "1018",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_BACKUPRESET_FORCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@53693@macro@__HAL_RCC_BACKUPRESET_RELEASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_BACKUPRESET_RELEASE",
+ "location": {
+ "column": "9",
+ "line": "1019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_BACKUPRESET_RELEASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@54313@macro@__HAL_RCC_PLL_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLL_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "1035",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PLL_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@54391@macro@__HAL_RCC_PLL_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLL_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "1036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PLL_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@54921@macro@__HAL_RCC_PLL_PLLSOURCE_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLL_PLLSOURCE_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PLL_PLLSOURCE_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@55568@macro@__HAL_RCC_PLL_PLLM_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_PLL_PLLM_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1057",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_PLL_PLLM_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@56381@macro@__HAL_RCC_SYSCLK_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_SYSCLK_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1075",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_SYSCLK_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@57067@macro@__HAL_RCC_GET_SYSCLK_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_SYSCLK_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "1086",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_SYSCLK_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@57489@macro@__HAL_RCC_GET_PLL_OSCSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_PLL_OSCSOURCE",
+ "location": {
+ "column": "9",
+ "line": "1094",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_PLL_OSCSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@58649@macro@__HAL_RCC_MCO1_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_MCO1_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_MCO1_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@60150@macro@__HAL_RCC_MCO2_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_MCO2_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "1139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_MCO2_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@61142@macro@__HAL_RCC_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "1161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@61889@macro@__HAL_RCC_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "1174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@62737@macro@__HAL_RCC_CLEAR_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CLEAR_IT",
+ "location": {
+ "column": "9",
+ "line": "1188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_CLEAR_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@63523@macro@__HAL_RCC_GET_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_IT",
+ "location": {
+ "column": "9",
+ "line": "1202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@63793@macro@__HAL_RCC_CLEAR_RESET_FLAGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_CLEAR_RESET_FLAGS",
+ "location": {
+ "column": "9",
+ "line": "1207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_CLEAR_RESET_FLAGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@64867@macro@RCC_FLAG_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_FLAG_MASK",
+ "location": {
+ "column": "9",
+ "line": "1227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_FLAG_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@64908@macro@__HAL_RCC_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_RCC_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "1228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "__HAL_RCC_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "1247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "1247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "1247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_OscConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_OscConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_OscConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_OscConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_ClockConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "1249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_ClockConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_ClockConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "1249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_ClockConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_MCOConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "1258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_MCOConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_MCOConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "1258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_MCOConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_EnableCSS",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_EnableCSS(void)",
+ "location": {
+ "column": "10",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_EnableCSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_EnableCSS",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_EnableCSS(void)",
+ "location": {
+ "column": "10",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_EnableCSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DisableCSS",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_DisableCSS(void)",
+ "location": {
+ "column": "10",
+ "line": "1260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_DisableCSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DisableCSS",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_DisableCSS(void)",
+ "location": {
+ "column": "10",
+ "line": "1260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_DisableCSS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetSysClockFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
+ "location": {
+ "column": "10",
+ "line": "1261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetSysClockFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetSysClockFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
+ "location": {
+ "column": "10",
+ "line": "1261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetSysClockFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetHCLKFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
+ "location": {
+ "column": "10",
+ "line": "1262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetHCLKFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetHCLKFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
+ "location": {
+ "column": "10",
+ "line": "1262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetHCLKFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "1263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetPCLK1Freq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "1263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetPCLK1Freq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "1264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetPCLK2Freq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "1264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetPCLK2Freq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetOscConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "10",
+ "line": "1265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetOscConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetOscConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "10",
+ "line": "1265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetOscConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetClockConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "10",
+ "line": "1266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetClockConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetClockConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "10",
+ "line": "1266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_GetClockConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_NMI_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_NMI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_NMI_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "1269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_NMI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_CSSCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_CSSCallback(void)",
+ "location": {
+ "column": "6",
+ "line": "1272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_CSSCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_CSSCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_RCC_CSSCallback(void)",
+ "location": {
+ "column": "6",
+ "line": "1272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HAL_RCC_CSSCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@66987@macro@RCC_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "1293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67114@macro@RCC_CR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "1296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67171@macro@RCC_HSION_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_HSION_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_HSION_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67213@macro@RCC_CR_HSION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_HSION_BB",
+ "location": {
+ "column": "9",
+ "line": "1298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CR_HSION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67359@macro@RCC_CSSON_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSSON_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CSSON_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67401@macro@RCC_CR_CSSON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_CSSON_BB",
+ "location": {
+ "column": "9",
+ "line": "1301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CR_CSSON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67547@macro@RCC_PLLON_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_PLLON_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_PLLON_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67589@macro@RCC_CR_PLLON_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_PLLON_BB",
+ "location": {
+ "column": "9",
+ "line": "1304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CR_PLLON_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67766@macro@RCC_BDCR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "1308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_BDCR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67823@macro@RCC_RTCEN_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_RTCEN_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_RTCEN_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@67865@macro@RCC_BDCR_RTCEN_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_RTCEN_BB",
+ "location": {
+ "column": "9",
+ "line": "1310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_BDCR_RTCEN_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68013@macro@RCC_BDRST_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDRST_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_BDRST_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68055@macro@RCC_BDCR_BDRST_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_BDRST_BB",
+ "location": {
+ "column": "9",
+ "line": "1313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_BDCR_BDRST_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68233@macro@RCC_CSR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "1317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CSR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68290@macro@RCC_LSION_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSION_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "1318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSION_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68333@macro@RCC_CSR_LSION_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CSR_LSION_BB",
+ "location": {
+ "column": "9",
+ "line": "1319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CSR_LSION_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68496@macro@RCC_CR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "1322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68599@macro@RCC_CIR_BYTE1_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_BYTE1_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "1325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CIR_BYTE1_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68730@macro@RCC_CIR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_CIR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "1328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_CIR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68841@macro@RCC_BDCR_BYTE0_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_BDCR_BYTE0_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "1331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_BDCR_BYTE0_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68911@macro@RCC_DBP_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_DBP_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_DBP_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@68950@macro@RCC_LSE_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RCC_LSE_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "RCC_LSE_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69008@macro@HSE_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSE_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HSE_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69064@macro@HSI_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSI_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "HSI_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69115@macro@LSI_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSI_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "LSI_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69166@macro@CLOCKSWITCH_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CLOCKSWITCH_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "CLOCKSWITCH_TIMEOUT_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69510@macro@IS_RCC_OSCILLATORTYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_OSCILLATORTYPE",
+ "location": {
+ "column": "9",
+ "line": "1357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_OSCILLATORTYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69577@macro@IS_RCC_HSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_HSE",
+ "location": {
+ "column": "9",
+ "line": "1359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_HSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69711@macro@IS_RCC_LSE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_LSE",
+ "location": {
+ "column": "9",
+ "line": "1362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_LSE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69845@macro@IS_RCC_HSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_HSI",
+ "location": {
+ "column": "9",
+ "line": "1365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_HSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69922@macro@IS_RCC_LSI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_LSI",
+ "location": {
+ "column": "9",
+ "line": "1367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_LSI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@69999@macro@IS_RCC_PLL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLL",
+ "location": {
+ "column": "9",
+ "line": "1369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PLL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@70102@macro@IS_RCC_PLLSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLSOURCE",
+ "location": {
+ "column": "9",
+ "line": "1371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PLLSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@70244@macro@IS_RCC_SYSCLKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_SYSCLKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "1374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_SYSCLKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@70561@macro@IS_RCC_RTCCLKSOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_RTCCLKSOURCE",
+ "location": {
+ "column": "9",
+ "line": "1379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_RTCCLKSOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@73483@macro@IS_RCC_PLLM_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLM_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PLLM_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@73536@macro@IS_RCC_PLLP_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLP_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PLLP_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@73647@macro@IS_RCC_PLLQ_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PLLQ_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PLLQ_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@73721@macro@IS_RCC_HCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_HCLK",
+ "location": {
+ "column": "9",
+ "line": "1418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_HCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74166@macro@IS_RCC_CLOCKTYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_CLOCKTYPE",
+ "location": {
+ "column": "9",
+ "line": "1424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_CLOCKTYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74233@macro@IS_RCC_PCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_PCLK",
+ "location": {
+ "column": "9",
+ "line": "1426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_PCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74467@macro@IS_RCC_MCO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MCO",
+ "location": {
+ "column": "9",
+ "line": "1430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_MCO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74542@macro@IS_RCC_MCO1SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MCO1SOURCE",
+ "location": {
+ "column": "9",
+ "line": "1432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_MCO1SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74763@macro@IS_RCC_MCODIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_MCODIV",
+ "location": {
+ "column": "9",
+ "line": "1435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_MCODIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.h@74990@macro@IS_RCC_CALIBRATION_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_RCC_CALIBRATION_VALUE",
+ "location": {
+ "column": "9",
+ "line": "1438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_rcc.h"
+ },
+ "name": "IS_RCC_CALIBRATION_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@903@macro@__STM32F4xx_HAL_GPIO_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_GPIO_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__STM32F4xx_HAL_GPIO_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef@FI@Pin",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Pin",
+ "location": {
+ "column": "12",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "Pin",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef@FI@Mode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Mode",
+ "location": {
+ "column": "12",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "Mode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef@FI@Pull",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Pull",
+ "location": {
+ "column": "12",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "Pull",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef@FI@Speed",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Speed",
+ "location": {
+ "column": "12",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "Speed",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ },
+ {
+ "ID": "c:@SA@GPIO_InitTypeDef@FI@Alternate",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Alternate",
+ "location": {
+ "column": "12",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "Alternate",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ },
+ {
+ "ID": "c:@T@GPIO_InitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct GPIO_InitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_InitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_gpio_h_47_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@GPIO_PinState",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@GPIO_PinState@GPIO_PIN_RESET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "GPIO_PIN_RESET",
+ "location": {
+ "column": "3",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@GPIO_PinState@GPIO_PIN_SET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "GPIO_PIN_SET",
+ "location": {
+ "column": "3",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_SET",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@2685@macro@GPIO_PIN_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_0",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@2765@macro@GPIO_PIN_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_1",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@2845@macro@GPIO_PIN_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_2",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@2925@macro@GPIO_PIN_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_3",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3005@macro@GPIO_PIN_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_4",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3085@macro@GPIO_PIN_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_5",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3165@macro@GPIO_PIN_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_6",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3245@macro@GPIO_PIN_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_7",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3325@macro@GPIO_PIN_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_8",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3405@macro@GPIO_PIN_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_9",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3485@macro@GPIO_PIN_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_10",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3565@macro@GPIO_PIN_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_11",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3645@macro@GPIO_PIN_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_12",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3725@macro@GPIO_PIN_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_13",
+ "location": {
+ "column": "9",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3805@macro@GPIO_PIN_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_14",
+ "location": {
+ "column": "9",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3885@macro@GPIO_PIN_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_15",
+ "location": {
+ "column": "9",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@3965@macro@GPIO_PIN_All",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_All",
+ "location": {
+ "column": "9",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_All",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@4047@macro@GPIO_PIN_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PIN_MASK",
+ "location": {
+ "column": "9",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PIN_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@4558@macro@GPIO_MODE_INPUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_INPUT",
+ "location": {
+ "column": "10",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_INPUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@4713@macro@GPIO_MODE_OUTPUT_PP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_OUTPUT_PP",
+ "location": {
+ "column": "10",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_OUTPUT_PP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@4868@macro@GPIO_MODE_OUTPUT_OD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_OUTPUT_OD",
+ "location": {
+ "column": "10",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_OUTPUT_OD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5023@macro@GPIO_MODE_AF_PP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_AF_PP",
+ "location": {
+ "column": "10",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_AF_PP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5178@macro@GPIO_MODE_AF_OD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_AF_OD",
+ "location": {
+ "column": "10",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_AF_OD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5335@macro@GPIO_MODE_ANALOG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_ANALOG",
+ "location": {
+ "column": "10",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_ANALOG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5471@macro@GPIO_MODE_IT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_IT_RISING",
+ "location": {
+ "column": "10",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_IT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5656@macro@GPIO_MODE_IT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_IT_FALLING",
+ "location": {
+ "column": "10",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_IT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@5841@macro@GPIO_MODE_IT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_IT_RISING_FALLING",
+ "location": {
+ "column": "10",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_IT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6029@macro@GPIO_MODE_EVT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_EVT_RISING",
+ "location": {
+ "column": "10",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_EVT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6214@macro@GPIO_MODE_EVT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_EVT_FALLING",
+ "location": {
+ "column": "10",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_EVT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6399@macro@GPIO_MODE_EVT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_EVT_RISING_FALLING",
+ "location": {
+ "column": "10",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_EVT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6715@macro@GPIO_SPEED_FREQ_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_FREQ_LOW",
+ "location": {
+ "column": "10",
+ "line": "142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_SPEED_FREQ_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6831@macro@GPIO_SPEED_FREQ_MEDIUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_FREQ_MEDIUM",
+ "location": {
+ "column": "10",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_SPEED_FREQ_MEDIUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@6954@macro@GPIO_SPEED_FREQ_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_FREQ_HIGH",
+ "location": {
+ "column": "10",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_SPEED_FREQ_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@7077@macro@GPIO_SPEED_FREQ_VERY_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_SPEED_FREQ_VERY_HIGH",
+ "location": {
+ "column": "10",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_SPEED_FREQ_VERY_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@7339@macro@GPIO_NOPULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_NOPULL",
+ "location": {
+ "column": "10",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_NOPULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@7426@macro@GPIO_PULLUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PULLUP",
+ "location": {
+ "column": "10",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PULLUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@7513@macro@GPIO_PULLDOWN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_PULLDOWN",
+ "location": {
+ "column": "10",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_PULLDOWN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@8075@macro@__HAL_GPIO_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GPIO_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__HAL_GPIO_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@8391@macro@__HAL_GPIO_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GPIO_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__HAL_GPIO_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@8746@macro@__HAL_GPIO_EXTI_GET_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GPIO_EXTI_GET_IT",
+ "location": {
+ "column": "9",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__HAL_GPIO_EXTI_GET_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@9054@macro@__HAL_GPIO_EXTI_CLEAR_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GPIO_EXTI_CLEAR_IT",
+ "location": {
+ "column": "9",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__HAL_GPIO_EXTI_CLEAR_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@9360@macro@__HAL_GPIO_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_GPIO_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "__HAL_GPIO_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
+ "location": {
+ "column": "7",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
+ "location": {
+ "column": "7",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
+ "location": {
+ "column": "7",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
+ "location": {
+ "column": "7",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_ReadPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_ReadPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_ReadPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_ReadPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_WritePin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
+ "location": {
+ "column": "6",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_WritePin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_WritePin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
+ "location": {
+ "column": "6",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_WritePin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_TogglePin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_TogglePin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_TogglePin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_TogglePin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_LockPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_LockPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_LockPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_LockPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_EXTI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_EXTI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_Callback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_EXTI_Callback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_Callback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "HAL_GPIO_EXTI_Callback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@10903@macro@GPIO_MODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@10955@macro@GPIO_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_MODE",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "GPIO_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11029@macro@MODE_INPUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODE_INPUT",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "MODE_INPUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11103@macro@MODE_OUTPUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODE_OUTPUT",
+ "location": {
+ "column": "9",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "MODE_OUTPUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11177@macro@MODE_AF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODE_AF",
+ "location": {
+ "column": "9",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "MODE_AF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11251@macro@MODE_ANALOG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODE_ANALOG",
+ "location": {
+ "column": "9",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "MODE_ANALOG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11325@macro@OUTPUT_TYPE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OUTPUT_TYPE_Pos",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "OUTPUT_TYPE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11377@macro@OUTPUT_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OUTPUT_TYPE",
+ "location": {
+ "column": "9",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "OUTPUT_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11453@macro@OUTPUT_PP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OUTPUT_PP",
+ "location": {
+ "column": "9",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "OUTPUT_PP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11529@macro@OUTPUT_OD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OUTPUT_OD",
+ "location": {
+ "column": "9",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "OUTPUT_OD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11605@macro@EXTI_MODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "EXTI_MODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11658@macro@EXTI_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "EXTI_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11732@macro@EXTI_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_IT",
+ "location": {
+ "column": "9",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "EXTI_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11806@macro@EXTI_EVT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_EVT",
+ "location": {
+ "column": "9",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "EXTI_EVT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11880@macro@TRIGGER_MODE_Pos",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TRIGGER_MODE_Pos",
+ "location": {
+ "column": "9",
+ "line": "269",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "TRIGGER_MODE_Pos",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@11934@macro@TRIGGER_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TRIGGER_MODE",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "TRIGGER_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@12011@macro@TRIGGER_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TRIGGER_RISING",
+ "location": {
+ "column": "9",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "TRIGGER_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@12088@macro@TRIGGER_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TRIGGER_FALLING",
+ "location": {
+ "column": "9",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "TRIGGER_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@12339@macro@IS_GPIO_PIN_ACTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_PIN_ACTION",
+ "location": {
+ "column": "9",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "IS_GPIO_PIN_ACTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@12436@macro@IS_GPIO_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_PIN",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "IS_GPIO_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@12569@macro@IS_GPIO_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_MODE",
+ "location": {
+ "column": "9",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "IS_GPIO_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@13442@macro@IS_GPIO_SPEED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_SPEED",
+ "location": {
+ "column": "9",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "IS_GPIO_SPEED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.h@13659@macro@IS_GPIO_PULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_PULL",
+ "location": {
+ "column": "9",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio.h"
+ },
+ "name": "IS_GPIO_PULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1150@macro@OS_CFG_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CFG_H",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_CFG_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1279@macro@OS_APP_HOOKS_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_APP_HOOKS_EN",
+ "location": {
+ "column": "9",
+ "line": "33",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_APP_HOOKS_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1386@macro@OS_ARG_CHK_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_ARG_CHK_EN",
+ "location": {
+ "column": "9",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_ARG_CHK_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1493@macro@OS_CPU_HOOKS_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_CPU_HOOKS_EN",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_CPU_HOOKS_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1602@macro@OS_DEBUG_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_DEBUG_EN",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_DEBUG_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1711@macro@OS_EVENT_MULTI_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_MULTI_EN",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_EVENT_MULTI_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1818@macro@OS_EVENT_NAME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_EVENT_NAME_EN",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_EVENT_NAME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@1927@macro@OS_LOWEST_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_LOWEST_PRIO",
+ "location": {
+ "column": "9",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_LOWEST_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2143@macro@OS_MAX_EVENTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MAX_EVENTS",
+ "location": {
+ "column": "9",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MAX_EVENTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2250@macro@OS_MAX_FLAGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MAX_FLAGS",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MAX_FLAGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2357@macro@OS_MAX_MEM_PART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MAX_MEM_PART",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MAX_MEM_PART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2464@macro@OS_MAX_QS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MAX_QS",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MAX_QS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2571@macro@OS_MAX_TASKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MAX_TASKS",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MAX_TASKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2680@macro@OS_SCHED_LOCK_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SCHED_LOCK_EN",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SCHED_LOCK_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2789@macro@OS_TICK_STEP_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TICK_STEP_EN",
+ "location": {
+ "column": "9",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TICK_STEP_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@2896@macro@OS_TICKS_PER_SEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TICKS_PER_SEC",
+ "location": {
+ "column": "9",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TICKS_PER_SEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3006@macro@OS_TLS_TBL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TLS_TBL_SIZE",
+ "location": {
+ "column": "9",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TLS_TBL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3224@macro@OS_TASK_TMR_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_TMR_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_TMR_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3331@macro@OS_TASK_STAT_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_STAT_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_STAT_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3438@macro@OS_TASK_IDLE_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_IDLE_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_IDLE_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3656@macro@OS_TASK_CHANGE_PRIO_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_CHANGE_PRIO_EN",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_CHANGE_PRIO_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3763@macro@OS_TASK_CREATE_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_CREATE_EN",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_CREATE_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3870@macro@OS_TASK_CREATE_EXT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_CREATE_EXT_EN",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_CREATE_EXT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@3977@macro@OS_TASK_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4084@macro@OS_TASK_NAME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_NAME_EN",
+ "location": {
+ "column": "9",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_NAME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4191@macro@OS_TASK_PROFILE_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_PROFILE_EN",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_PROFILE_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4298@macro@OS_TASK_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4405@macro@OS_TASK_REG_TBL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_REG_TBL_SIZE",
+ "location": {
+ "column": "9",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_REG_TBL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4512@macro@OS_TASK_STAT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_STAT_EN",
+ "location": {
+ "column": "9",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_STAT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4619@macro@OS_TASK_STAT_STK_CHK_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_STAT_STK_CHK_EN",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_STAT_STK_CHK_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4726@macro@OS_TASK_SUSPEND_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_SUSPEND_EN",
+ "location": {
+ "column": "9",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_SUSPEND_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@4833@macro@OS_TASK_SW_HOOK_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_SW_HOOK_EN",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TASK_SW_HOOK_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5051@macro@OS_FLAG_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_EN",
+ "location": {
+ "column": "9",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5158@macro@OS_FLAG_ACCEPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_ACCEPT_EN",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_ACCEPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5265@macro@OS_FLAG_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5372@macro@OS_FLAG_NAME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_NAME_EN",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_NAME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5479@macro@OS_FLAG_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5586@macro@OS_FLAG_WAIT_CLR_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAG_WAIT_CLR_EN",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAG_WAIT_CLR_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5693@macro@OS_FLAGS_NBITS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_FLAGS_NBITS",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_FLAGS_NBITS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@5911@macro@OS_MBOX_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_EN",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6018@macro@OS_MBOX_ACCEPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_ACCEPT_EN",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_ACCEPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6125@macro@OS_MBOX_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6232@macro@OS_MBOX_PEND_ABORT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_PEND_ABORT_EN",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_PEND_ABORT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6339@macro@OS_MBOX_POST_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_POST_EN",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_POST_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6446@macro@OS_MBOX_POST_OPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_POST_OPT_EN",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_POST_OPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6553@macro@OS_MBOX_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MBOX_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MBOX_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6771@macro@OS_MEM_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MEM_EN",
+ "location": {
+ "column": "9",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MEM_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6878@macro@OS_MEM_NAME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MEM_NAME_EN",
+ "location": {
+ "column": "9",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MEM_NAME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@6985@macro@OS_MEM_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MEM_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MEM_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7203@macro@OS_MUTEX_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_EN",
+ "location": {
+ "column": "9",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MUTEX_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7310@macro@OS_MUTEX_ACCEPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_ACCEPT_EN",
+ "location": {
+ "column": "9",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MUTEX_ACCEPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7417@macro@OS_MUTEX_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MUTEX_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7524@macro@OS_MUTEX_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MUTEX_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_MUTEX_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7742@macro@OS_Q_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_EN",
+ "location": {
+ "column": "9",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7849@macro@OS_Q_ACCEPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_ACCEPT_EN",
+ "location": {
+ "column": "9",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_ACCEPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@7956@macro@OS_Q_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8063@macro@OS_Q_FLUSH_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_FLUSH_EN",
+ "location": {
+ "column": "9",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_FLUSH_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8170@macro@OS_Q_PEND_ABORT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_PEND_ABORT_EN",
+ "location": {
+ "column": "9",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_PEND_ABORT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8277@macro@OS_Q_POST_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_POST_EN",
+ "location": {
+ "column": "9",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_POST_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8384@macro@OS_Q_POST_FRONT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_POST_FRONT_EN",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_POST_FRONT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8491@macro@OS_Q_POST_OPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_POST_OPT_EN",
+ "location": {
+ "column": "9",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_POST_OPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8598@macro@OS_Q_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_Q_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_Q_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8816@macro@OS_SEM_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_EN",
+ "location": {
+ "column": "9",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@8923@macro@OS_SEM_ACCEPT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_ACCEPT_EN",
+ "location": {
+ "column": "9",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_ACCEPT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9030@macro@OS_SEM_DEL_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_DEL_EN",
+ "location": {
+ "column": "9",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_DEL_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9137@macro@OS_SEM_PEND_ABORT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_PEND_ABORT_EN",
+ "location": {
+ "column": "9",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_PEND_ABORT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9244@macro@OS_SEM_QUERY_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_QUERY_EN",
+ "location": {
+ "column": "9",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_QUERY_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9351@macro@OS_SEM_SET_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_SEM_SET_EN",
+ "location": {
+ "column": "9",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_SEM_SET_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9569@macro@OS_TIME_DLY_HMSM_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TIME_DLY_HMSM_EN",
+ "location": {
+ "column": "9",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TIME_DLY_HMSM_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9676@macro@OS_TIME_DLY_RESUME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TIME_DLY_RESUME_EN",
+ "location": {
+ "column": "9",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TIME_DLY_RESUME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9783@macro@OS_TIME_GET_SET_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TIME_GET_SET_EN",
+ "location": {
+ "column": "9",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TIME_GET_SET_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@9890@macro@OS_TIME_TICK_HOOK_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TIME_TICK_HOOK_EN",
+ "location": {
+ "column": "9",
+ "line": "138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TIME_TICK_HOOK_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10108@macro@OS_TMR_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_EN",
+ "location": {
+ "column": "9",
+ "line": "142",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TMR_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10215@macro@OS_TMR_CFG_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_CFG_MAX",
+ "location": {
+ "column": "9",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TMR_CFG_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10322@macro@OS_TMR_CFG_NAME_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_CFG_NAME_EN",
+ "location": {
+ "column": "9",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TMR_CFG_NAME_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10429@macro@OS_TMR_CFG_WHEEL_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_CFG_WHEEL_SIZE",
+ "location": {
+ "column": "9",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TMR_CFG_WHEEL_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10536@macro@OS_TMR_CFG_TICKS_PER_SEC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TMR_CFG_TICKS_PER_SEC",
+ "location": {
+ "column": "9",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TMR_CFG_TICKS_PER_SEC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10754@macro@OS_TRACE_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_EN",
+ "location": {
+ "column": "9",
+ "line": "150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TRACE_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10861@macro@OS_TRACE_API_ENTER_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_API_ENTER_EN",
+ "location": {
+ "column": "9",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TRACE_API_ENTER_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_cfg.h@10968@macro@OS_TRACE_API_EXIT_EN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TRACE_API_EXIT_EN",
+ "location": {
+ "column": "9",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\os_cfg.h"
+ },
+ "name": "OS_TRACE_API_EXIT_EN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@1143@macro@OS_TIME_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TIME_C",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OS_TIME_C",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@1165@macro@MICRIUM_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MICRIUM_SOURCE",
+ "location": {
+ "column": "10",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "MICRIUM_SOURCE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDly",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTimeDly(INT32U)",
+ "location": {
+ "column": "7",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OSTimeDly",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@2190@F@OSTimeDly@y",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "y",
+ "location": {
+ "column": "16",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "y",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@2316@F@OSTimeDly@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyHMSM",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTimeDlyHMSM(INT8U, INT8U, INT8U, INT16U)",
+ "location": {
+ "column": "8",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OSTimeDlyHMSM",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@4924@F@OSTimeDlyHMSM@ticks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ticks",
+ "location": {
+ "column": "12",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "ticks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeDlyResume",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT8U OSTimeDlyResume(INT8U)",
+ "location": {
+ "column": "8",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OSTimeDlyResume",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@7481@F@OSTimeDlyResume@ptcb",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ptcb",
+ "location": {
+ "column": "16",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "ptcb",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@7610@F@OSTimeDlyResume@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeGet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "INT32U OSTimeGet(void)",
+ "location": {
+ "column": "9",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OSTimeGet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@10130@F@OSTimeGet@ticks",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ticks",
+ "location": {
+ "column": "16",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "ticks",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@10260@F@OSTimeGet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@OSTimeSet",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void OSTimeSet(INT32U)",
+ "location": {
+ "column": "7",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "OSTimeSet",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:os_time.c@11077@F@OSTimeSet@cpu_sr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cpu_sr",
+ "location": {
+ "column": "16",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os_time.c"
+ },
+ "name": "cpu_sr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@282@macro@MODBUS_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_H",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@341@macro@MODBUS_RTU_ADU_MIN_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_ADU_MIN_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "17",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_ADU_MIN_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@391@macro@MODBUS_RTU_ADU_MAX_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_ADU_MAX_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "18",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_ADU_MAX_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@443@macro@MODBUS_RTU_CRC_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_CRC_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "19",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_CRC_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@493@macro@MODBUS_RTU_READ_REQUEST_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_READ_REQUEST_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "20",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_READ_REQUEST_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@543@macro@MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "21",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_WRITE_REQUEST_BASE_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@593@macro@MODBUS_RTU_WRITE_RESPONSE_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_WRITE_RESPONSE_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_WRITE_RESPONSE_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@643@macro@MODBUS_RTU_EXCEPTION_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_EXCEPTION_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RTU_EXCEPTION_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@694@macro@MODBUS_RX_BUF_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RX_BUF_SIZE",
+ "location": {
+ "column": "9",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_RX_BUF_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@767@macro@MODBUS_TX_BUF_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_TX_BUF_SIZE",
+ "location": {
+ "column": "9",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_TX_BUF_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@841@macro@MODBUS_SLAVE_ADDRESS_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_SLAVE_ADDRESS_MIN",
+ "location": {
+ "column": "9",
+ "line": "28",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_SLAVE_ADDRESS_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@891@macro@MODBUS_SLAVE_ADDRESS_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_SLAVE_ADDRESS_MAX",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_SLAVE_ADDRESS_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@943@macro@MODBUS_BROADCAST_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_BROADCAST_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "30",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_BROADCAST_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@993@macro@MODBUS_SLAVE_ADDR_DEFAULT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_SLAVE_ADDR_DEFAULT",
+ "location": {
+ "column": "9",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_SLAVE_ADDR_DEFAULT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1044@macro@MODBUS_DATA_ADDRESS_MIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_DATA_ADDRESS_MIN",
+ "location": {
+ "column": "9",
+ "line": "33",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_DATA_ADDRESS_MIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1094@macro@MODBUS_DATA_ADDRESS_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_DATA_ADDRESS_MAX",
+ "location": {
+ "column": "9",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_DATA_ADDRESS_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1147@macro@MODBUS_DATA_POINT_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_DATA_POINT_COUNT",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_DATA_POINT_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1222@macro@MODBUS_COIL_STORAGE_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_COIL_STORAGE_SIZE",
+ "location": {
+ "column": "9",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_COIL_STORAGE_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1312@macro@MODBUS_FC_READ_COILS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_READ_COILS",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_READ_COILS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1365@macro@MODBUS_FC_READ_HOLDING_REGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_READ_HOLDING_REGS",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_READ_HOLDING_REGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1418@macro@MODBUS_FC_WRITE_SINGLE_COIL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_WRITE_SINGLE_COIL",
+ "location": {
+ "column": "9",
+ "line": "41",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_WRITE_SINGLE_COIL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1471@macro@MODBUS_FC_WRITE_SINGLE_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_WRITE_SINGLE_REG",
+ "location": {
+ "column": "9",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_WRITE_SINGLE_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1524@macro@MODBUS_FC_WRITE_MULTIPLE_COILS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_WRITE_MULTIPLE_COILS",
+ "location": {
+ "column": "9",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_WRITE_MULTIPLE_COILS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1577@macro@MODBUS_FC_WRITE_MULTIPLE_REGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_FC_WRITE_MULTIPLE_REGS",
+ "location": {
+ "column": "9",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_FC_WRITE_MULTIPLE_REGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1631@macro@MODBUS_EXCEPTION_ILLEGAL_FUNC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_EXCEPTION_ILLEGAL_FUNC",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_EXCEPTION_ILLEGAL_FUNC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1684@macro@MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1737@macro@MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1791@macro@MODBUS_MAX_READ_COIL_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_MAX_READ_COIL_COUNT",
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_MAX_READ_COIL_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1844@macro@MODBUS_MAX_READ_REGISTER_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_MAX_READ_REGISTER_COUNT",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_MAX_READ_REGISTER_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1896@macro@MODBUS_MAX_WRITE_COIL_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_MAX_WRITE_COIL_COUNT",
+ "location": {
+ "column": "9",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_MAX_WRITE_COIL_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@1951@macro@MODBUS_MAX_WRITE_REGISTER_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_MAX_WRITE_REGISTER_COUNT",
+ "location": {
+ "column": "9",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_MAX_WRITE_REGISTER_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@2004@macro@MODBUS_COIL_ON_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_COIL_ON_VALUE",
+ "location": {
+ "column": "9",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_COIL_ON_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.h@2059@macro@MODBUS_COIL_OFF_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_COIL_OFF_VALUE",
+ "location": {
+ "column": "9",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_COIL_OFF_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_OK",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_OK",
+ "location": {
+ "column": "5",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_OK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_BROADCAST",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_BROADCAST",
+ "location": {
+ "column": "5",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_BROADCAST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_EXCEPTION",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_EXCEPTION",
+ "location": {
+ "column": "5",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_EXCEPTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_IGNORED",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_IGNORED",
+ "location": {
+ "column": "5",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_IGNORED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_INVALID_ARGUMENT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_INVALID_ARGUMENT",
+ "location": {
+ "column": "5",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_INVALID_ARGUMENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_FRAME_ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_FRAME_ERROR",
+ "location": {
+ "column": "5",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_FRAME_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_STATUS@MODBUS_STATUS_CRC_ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS_CRC_ERROR",
+ "location": {
+ "column": "5",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS_CRC_ERROR",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@MODBUS_STATUS",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum MODBUS_STATUS",
+ "location": {
+ "column": "3",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@MODBUS_SLAVE",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@MODBUS_SLAVE@FI@slaveAddress",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "slaveAddress",
+ "location": {
+ "column": "13",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "slaveAddress",
+ "origin": "user_include",
+ "scope": "_anonymous_modbus_h_68_9"
+ },
+ {
+ "ID": "c:@SA@MODBUS_SLAVE@FI@holdingRegisters",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "holdingRegisters",
+ "location": {
+ "column": "14",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "holdingRegisters",
+ "origin": "user_include",
+ "scope": "_anonymous_modbus_h_68_9"
+ },
+ {
+ "ID": "c:@SA@MODBUS_SLAVE@FI@coilStorage",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "coilStorage",
+ "location": {
+ "column": "13",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "coilStorage",
+ "origin": "user_include",
+ "scope": "_anonymous_modbus_h_68_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@MODBUS_SLAVE",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct MODBUS_SLAVE",
+ "location": {
+ "column": "3",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "MODBUS_SLAVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusCrc16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint16_t ModbusCrc16(const uint8_t *, uint16_t)",
+ "location": {
+ "column": "10",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusCrc16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusCrc16",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint16_t ModbusCrc16(const uint8_t *, uint16_t)",
+ "location": {
+ "column": "10",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusCrc16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSlaveInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSlaveInit(MODBUS_SLAVE *, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSlaveInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSlaveInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSlaveInit(MODBUS_SLAVE *, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSlaveInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetCoil",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusGetCoil(const MODBUS_SLAVE *, uint16_t, uint8_t *)",
+ "location": {
+ "column": "15",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusGetCoil",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetCoil",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusGetCoil(const MODBUS_SLAVE *, uint16_t, uint8_t *)",
+ "location": {
+ "column": "15",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusGetCoil",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetCoil",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSetCoil(MODBUS_SLAVE *, uint16_t, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSetCoil",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetCoil",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSetCoil(MODBUS_SLAVE *, uint16_t, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSetCoil",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetHoldingRegister",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusGetHoldingRegister(const MODBUS_SLAVE *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusGetHoldingRegister",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetHoldingRegister",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusGetHoldingRegister(const MODBUS_SLAVE *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusGetHoldingRegister",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetHoldingRegister",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSetHoldingRegister(MODBUS_SLAVE *, uint16_t, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSetHoldingRegister",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetHoldingRegister",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusSetHoldingRegister(MODBUS_SLAVE *, uint16_t, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusSetHoldingRegister",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusProcessFrame",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusProcessFrame(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusProcessFrame",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusProcessFrame",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "MODBUS_STATUS ModbusProcessFrame(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.h"
+ },
+ "name": "ModbusProcessFrame",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@120@macro@_YVALS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_YVALS",
+ "location": {
+ "column": "9",
+ "line": "5",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_YVALS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@223@macro@_GLUE_B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_GLUE_B",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_GLUE_B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@250@macro@_GLUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_GLUE",
+ "location": {
+ "column": "9",
+ "line": "13",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_GLUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@285@macro@_GLUE3_B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_GLUE3_B",
+ "location": {
+ "column": "9",
+ "line": "15",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_GLUE3_B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@318@macro@_GLUE3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_GLUE3",
+ "location": {
+ "column": "9",
+ "line": "16",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_GLUE3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@359@macro@_STRINGIFY_B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STRINGIFY_B",
+ "location": {
+ "column": "9",
+ "line": "18",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_STRINGIFY_B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@387@macro@_STRINGIFY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STRINGIFY",
+ "location": {
+ "column": "9",
+ "line": "19",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_STRINGIFY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@486@macro@_ABINAME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_ABINAME",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_ABINAME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@552@macro@_CPPLIB_VER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_CPPLIB_VER",
+ "location": {
+ "column": "9",
+ "line": "25",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_CPPLIB_VER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@634@macro@__IAR_SYSTEMS_LIB__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IAR_SYSTEMS_LIB__",
+ "location": {
+ "column": "11",
+ "line": "29",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__IAR_SYSTEMS_LIB__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@1770@macro@__EFF_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NS",
+ "location": {
+ "column": "9",
+ "line": "62",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@1862@macro@__EFF_NSNW1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NSNW1",
+ "location": {
+ "column": "9",
+ "line": "63",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NSNW1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@1967@macro@__EFF_NE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NE",
+ "location": {
+ "column": "9",
+ "line": "64",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2046@macro@__EFF_NENR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENR1",
+ "location": {
+ "column": "9",
+ "line": "65",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2137@macro@__EFF_NENR1R1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENR1R1",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENR1R1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2239@macro@__EFF_NENR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENR2",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2330@macro@__EFF_NENR1NW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENR1NW2",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENR1NW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2434@macro@__EFF_NENR1NW2R1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENR1NW2R1",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENR1NW2R1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2551@macro@__EFF_NENW1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENW1",
+ "location": {
+ "column": "9",
+ "line": "70",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENW1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2643@macro@__EFF_NENW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENW2",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2735@macro@__EFF_NENW2R1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENW2R1",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENW2R1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2838@macro@__EFF_NENW1NW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NENW1NW2",
+ "location": {
+ "column": "9",
+ "line": "73",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NENW1NW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@2932@macro@__EFF_NR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NR1",
+ "location": {
+ "column": "9",
+ "line": "74",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3013@macro@__EFF_NR1NW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NR1NW2",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NR1NW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3107@macro@__EFF_NR1NW3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NR1NW3",
+ "location": {
+ "column": "9",
+ "line": "76",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NR1NW3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3201@macro@__EFF_NW1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NW1",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NW1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3283@macro@__EFF_NW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NW2",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3365@macro@__EFF_NW1NR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NW1NR2",
+ "location": {
+ "column": "9",
+ "line": "79",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NW1NR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3459@macro@__EFF_NW1NW2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__EFF_NW1NW2",
+ "location": {
+ "column": "9",
+ "line": "80",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__EFF_NW1NW2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3585@macro@__ATTRIBUTES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ATTRIBUTES",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__ATTRIBUTES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3642@macro@__ATTRIBUTES_CAN_THROW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ATTRIBUTES_CAN_THROW",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__ATTRIBUTES_CAN_THROW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3688@macro@__ATTRIBUTES_NORETURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ATTRIBUTES_NORETURN",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__ATTRIBUTES_NORETURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3756@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@3991@macro@_EXTERN_C",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_EXTERN_C",
+ "location": {
+ "column": "11",
+ "line": "95",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_EXTERN_C",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@4012@macro@_EXTERN_C_END",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_EXTERN_C_END",
+ "location": {
+ "column": "11",
+ "line": "96",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_EXTERN_C_END",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@4037@macro@_GLB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_GLB",
+ "location": {
+ "column": "11",
+ "line": "97",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_GLB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@4660@macro@_DLIB_ONLY_C89",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ONLY_C89",
+ "location": {
+ "column": "13",
+ "line": "119",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_DLIB_ONLY_C89",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@4801@macro@_DLIB_ADD_EXTRA_SYMBOLS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ADD_EXTRA_SYMBOLS",
+ "location": {
+ "column": "11",
+ "line": "126",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_DLIB_ADD_EXTRA_SYMBOLS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@4896@macro@__STDC_WANT_LIB_EXT1__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STDC_WANT_LIB_EXT1__",
+ "location": {
+ "column": "11",
+ "line": "131",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__STDC_WANT_LIB_EXT1__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@5185@macro@__DEPREC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DEPREC",
+ "location": {
+ "column": "11",
+ "line": "140",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__DEPREC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@5213@macro@__DEPREC_ATTRS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DEPREC_ATTRS",
+ "location": {
+ "column": "9",
+ "line": "143",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__DEPREC_ATTRS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@5269@macro@__DEPREC_ATTRS_CAN_THROW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DEPREC_ATTRS_CAN_THROW",
+ "location": {
+ "column": "9",
+ "line": "144",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__DEPREC_ATTRS_CAN_THROW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@6605@macro@_NOEXCEPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_NOEXCEPT",
+ "location": {
+ "column": "11",
+ "line": "190",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_NOEXCEPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@6721@macro@_THREAD_LOCAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_THREAD_LOCAL",
+ "location": {
+ "column": "15",
+ "line": "196",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_THREAD_LOCAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@6850@macro@_Restrict",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_Restrict",
+ "location": {
+ "column": "13",
+ "line": "201",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Restrict",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7006@macro@_MBMAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MBMAX",
+ "location": {
+ "column": "9",
+ "line": "208",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_MBMAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7063@macro@_MAX_EXP_DIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MAX_EXP_DIG",
+ "location": {
+ "column": "9",
+ "line": "211",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_MAX_EXP_DIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7090@macro@_MAX_INT_DIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MAX_INT_DIG",
+ "location": {
+ "column": "9",
+ "line": "212",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_MAX_INT_DIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7118@macro@_MAX_SIG_DIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MAX_SIG_DIG",
+ "location": {
+ "column": "9",
+ "line": "213",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_MAX_SIG_DIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@_Wchart",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "28",
+ "line": "221",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Wchart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@_Wintt",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "28",
+ "line": "222",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Wintt",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7564@macro@_WCMIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_WCMIN",
+ "location": {
+ "column": "11",
+ "line": "233",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_WCMIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7585@macro@_WIMIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_WIMIN",
+ "location": {
+ "column": "11",
+ "line": "234",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_WIMIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7612@macro@_WCMAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_WCMAX",
+ "location": {
+ "column": "9",
+ "line": "236",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_WCMAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7645@macro@_WIMAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_WIMAX",
+ "location": {
+ "column": "9",
+ "line": "237",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_WIMAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@7706@macro@_NULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_NULL",
+ "location": {
+ "column": "9",
+ "line": "240",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_NULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@_Sizet",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "29",
+ "line": "243",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Sizet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__int8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "signed char",
+ "location": {
+ "column": "27",
+ "line": "246",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__int8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__uint8_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned char",
+ "location": {
+ "column": "27",
+ "line": "247",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__uint8_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__int16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "short",
+ "location": {
+ "column": "28",
+ "line": "248",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__int16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__uint16_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned short",
+ "location": {
+ "column": "28",
+ "line": "249",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__uint16_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__int32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "28",
+ "line": "250",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__int32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__uint32_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "28",
+ "line": "251",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__uint32_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__int64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "long long",
+ "location": {
+ "column": "31",
+ "line": "253",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__int64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__uint64_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned long long",
+ "location": {
+ "column": "31",
+ "line": "254",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__uint64_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__intptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "29",
+ "line": "259",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__intptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__uintptr_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "29",
+ "line": "260",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__uintptr_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@_Mbstatet",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "_Mbstatet",
+ "location": {
+ "column": "16",
+ "line": "263",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@_Mbstatet@FI@_Wchar",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_Wchar",
+ "location": {
+ "column": "18",
+ "line": "266",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Wchar",
+ "origin": "user_include",
+ "scope": "_Mbstatet"
+ },
+ {
+ "ID": "c:@S@_Mbstatet@FI@_State",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_State",
+ "location": {
+ "column": "18",
+ "line": "267",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_State",
+ "origin": "user_include",
+ "scope": "_Mbstatet"
+ }
+ ],
+ "name": "_Mbstatet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@_Mbstatet",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct _Mbstatet",
+ "location": {
+ "column": "3",
+ "line": "299",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Mbstatet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@9563@macro@_Mbstinit",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_Mbstinit",
+ "location": {
+ "column": "11",
+ "line": "303",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Mbstinit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@9636@macro@_HAS_PRAGMA_PRINTF_ARGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_HAS_PRAGMA_PRINTF_ARGS",
+ "location": {
+ "column": "9",
+ "line": "307",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_HAS_PRAGMA_PRINTF_ARGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@__va_list",
+ "What": "Struct",
+ "defdec": "Dec",
+ "display": "__va_list",
+ "location": {
+ "column": "11",
+ "line": "321",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "members": [],
+ "name": "__va_list",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__Va_list",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct __va_list",
+ "location": {
+ "column": "20",
+ "line": "321",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__Va_list",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@__FILE",
+ "What": "Struct",
+ "defdec": "Dec",
+ "display": "__FILE",
+ "location": {
+ "column": "20",
+ "line": "332",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "members": [],
+ "name": "__FILE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@_Filet",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct __FILE",
+ "location": {
+ "column": "27",
+ "line": "332",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Filet",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@_Fpost",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@_Fpost@FI@_Off",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_Off",
+ "location": {
+ "column": "15",
+ "line": "340",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Off",
+ "origin": "user_include",
+ "scope": "_anonymous_yvals_h_337_9"
+ },
+ {
+ "ID": "c:@SA@_Fpost@FI@_Wstate",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_Wstate",
+ "location": {
+ "column": "13",
+ "line": "344",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Wstate",
+ "origin": "user_include",
+ "scope": "_anonymous_yvals_h_337_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@_Fpost",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct _Fpost",
+ "location": {
+ "column": "3",
+ "line": "345",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_Fpost",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@10450@macro@_FPOSOFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_FPOSOFF",
+ "location": {
+ "column": "11",
+ "line": "348",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_FPOSOFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@10528@macro@_MULTI_THREAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MULTI_THREAD",
+ "location": {
+ "column": "9",
+ "line": "352",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "_MULTI_THREAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Locksyslock_Malloc",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Locksyslock_Malloc(void)",
+ "location": {
+ "column": "28",
+ "line": "358",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Locksyslock_Malloc",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Locksyslock_Stream",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Locksyslock_Stream(void)",
+ "location": {
+ "column": "28",
+ "line": "359",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Locksyslock_Stream",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Locksyslock_Debug",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Locksyslock_Debug(void)",
+ "location": {
+ "column": "28",
+ "line": "360",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Locksyslock_Debug",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Locksyslock_StaticGuard",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Locksyslock_StaticGuard(void)",
+ "location": {
+ "column": "28",
+ "line": "361",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Locksyslock_StaticGuard",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlocksyslock_Malloc",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlocksyslock_Malloc(void)",
+ "location": {
+ "column": "28",
+ "line": "362",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlocksyslock_Malloc",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlocksyslock_Stream",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlocksyslock_Stream(void)",
+ "location": {
+ "column": "28",
+ "line": "363",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlocksyslock_Stream",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlocksyslock_Debug",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlocksyslock_Debug(void)",
+ "location": {
+ "column": "28",
+ "line": "364",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlocksyslock_Debug",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlocksyslock_StaticGuard(void)",
+ "location": {
+ "column": "28",
+ "line": "365",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlocksyslock_StaticGuard",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Lockfilelock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Lockfilelock(_Filet *)",
+ "location": {
+ "column": "32",
+ "line": "369",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Lockfilelock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlockfilelock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlockfilelock(_Filet *)",
+ "location": {
+ "column": "32",
+ "line": "370",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlockfilelock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:yvals.h@T@__iar_Rmtx",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "void *",
+ "location": {
+ "column": "17",
+ "line": "374",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Rmtx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Initdynamiclock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
+ "location": {
+ "column": "28",
+ "line": "376",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Initdynamiclock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Dstdynamiclock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
+ "location": {
+ "column": "28",
+ "line": "377",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Dstdynamiclock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Lockdynamiclock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
+ "location": {
+ "column": "28",
+ "line": "378",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Lockdynamiclock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_Unlockdynamiclock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
+ "location": {
+ "column": "28",
+ "line": "379",
+ "path": "E:\\IAR\\arm\\inc\\c\\yvals.h"
+ },
+ "name": "__iar_Unlockdynamiclock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@1169@macro@_DLIB_DEFAULTS_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_DEFAULTS_H",
+ "location": {
+ "column": "9",
+ "line": "31",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_DEFAULTS_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@3448@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
+ "location": {
+ "column": "11",
+ "line": "100",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@4649@macro@_DLIB_LOCALE_TABLE_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_LOCALE_TABLE_MEMORY",
+ "location": {
+ "column": "11",
+ "line": "135",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_LOCALE_TABLE_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@6974@macro@_DLIB_PRINTF_MULTIBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRINTF_MULTIBYTE",
+ "location": {
+ "column": "11",
+ "line": "213",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_PRINTF_MULTIBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@7889@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
+ "location": {
+ "column": "11",
+ "line": "238",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@8492@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
+ "location": {
+ "column": "11",
+ "line": "255",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@9338@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
+ "location": {
+ "column": "11",
+ "line": "277",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@10025@macro@_DLIB_SCANF_MULTIBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_SCANF_MULTIBYTE",
+ "location": {
+ "column": "11",
+ "line": "301",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_SCANF_MULTIBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@10673@macro@_DLIB_STRFTIME_MULTIBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_STRFTIME_MULTIBYTE",
+ "location": {
+ "column": "11",
+ "line": "321",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_STRFTIME_MULTIBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@11257@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
+ "location": {
+ "column": "11",
+ "line": "340",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@11840@macro@_DLIB_RAND_USE_SIMPLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_RAND_USE_SIMPLE",
+ "location": {
+ "column": "11",
+ "line": "365",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_RAND_USE_SIMPLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@12026@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
+ "location": {
+ "column": "11",
+ "line": "374",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@12745@macro@_DLIB_DATA_ATTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_DATA_ATTR",
+ "location": {
+ "column": "11",
+ "line": "390",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_DATA_ATTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@12836@macro@_DLIB_CONST_ATTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_CONST_ATTR",
+ "location": {
+ "column": "13",
+ "line": "395",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_CONST_ATTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@13453@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
+ "location": {
+ "column": "15",
+ "line": "421",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@13636@macro@_DLIB_TIME_USES_LONG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_TIME_USES_LONG",
+ "location": {
+ "column": "15",
+ "line": "429",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_TIME_USES_LONG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@14183@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
+ "location": {
+ "column": "13",
+ "line": "443",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@14573@macro@_DLIB_ONLY_USE_CXA_FUNCTIONS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
+ "location": {
+ "column": "13",
+ "line": "458",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@15142@macro@_DLIB_FAST_FMA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_FAST_FMA",
+ "location": {
+ "column": "11",
+ "line": "485",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_FAST_FMA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@16042@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
+ "location": {
+ "column": "13",
+ "line": "515",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@16406@macro@_DLIB_TIME_ALLOW_64",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_TIME_ALLOW_64",
+ "location": {
+ "column": "13",
+ "line": "537",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_TIME_ALLOW_64",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@16609@macro@_DLIB_TIME_USES_64_DEFAULT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_TIME_USES_64_DEFAULT",
+ "location": {
+ "column": "11",
+ "line": "551",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_TIME_USES_64_DEFAULT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@16863@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
+ "location": {
+ "column": "11",
+ "line": "562",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@17263@macro@__WEAK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WEAK",
+ "location": {
+ "column": "11",
+ "line": "579",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "__WEAK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Defaults.h@17318@macro@__WEAK_DEFS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WEAK_DEFS",
+ "location": {
+ "column": "11",
+ "line": "580",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Defaults.h"
+ },
+ "name": "__WEAK_DEFS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@1131@macro@__CMSIS_ICCARM_H__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CMSIS_ICCARM_H__",
+ "location": {
+ "column": "9",
+ "line": "27",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__CMSIS_ICCARM_H__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@1271@macro@__IAR_FT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IAR_FT",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__IAR_FT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@1356@macro@__ICCARM_V8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ICCARM_V8",
+ "location": {
+ "column": "11",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ICCARM_V8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@1463@macro@__ALIGNED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ALIGNED",
+ "location": {
+ "column": "13",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ALIGNED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@2355@macro@__ARM_ARCH_7EM__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ARM_ARCH_7EM__",
+ "location": {
+ "column": "17",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ARM_ARCH_7EM__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@3574@macro@__IAR_M0_FAMILY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__IAR_M0_FAMILY",
+ "location": {
+ "column": "11",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__IAR_M0_FAMILY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@3631@macro@__ASM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ASM",
+ "location": {
+ "column": "11",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ASM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@3682@macro@__INLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__INLINE",
+ "location": {
+ "column": "11",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__INLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@3763@macro@__NO_RETURN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NO_RETURN",
+ "location": {
+ "column": "13",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__NO_RETURN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@3950@macro@__PACKED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PACKED",
+ "location": {
+ "column": "13",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__PACKED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4155@macro@__PACKED_STRUCT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PACKED_STRUCT",
+ "location": {
+ "column": "13",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__PACKED_STRUCT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4387@macro@__PACKED_UNION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PACKED_UNION",
+ "location": {
+ "column": "13",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__PACKED_UNION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4590@macro@__RESTRICT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RESTRICT",
+ "location": {
+ "column": "11",
+ "line": "153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__RESTRICT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4671@macro@__STATIC_INLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STATIC_INLINE",
+ "location": {
+ "column": "11",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STATIC_INLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4753@macro@__FORCEINLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__FORCEINLINE",
+ "location": {
+ "column": "11",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__FORCEINLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@4853@macro@__STATIC_FORCEINLINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STATIC_FORCEINLINE",
+ "location": {
+ "column": "11",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STATIC_FORCEINLINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_uint16_read",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t __iar_uint16_read(const void *)",
+ "location": {
+ "column": "19",
+ "line": "171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__iar_uint16_read",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@5131@macro@__UNALIGNED_UINT16_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UNALIGNED_UINT16_READ",
+ "location": {
+ "column": "9",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UNALIGNED_UINT16_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_uint16_write",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __iar_uint16_write(const void *, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__iar_uint16_write",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@5423@macro@__UNALIGNED_UINT16_WRITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UNALIGNED_UINT16_WRITE",
+ "location": {
+ "column": "9",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UNALIGNED_UINT16_WRITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_uint32_read",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __iar_uint32_read(const void *)",
+ "location": {
+ "column": "19",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__iar_uint32_read",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@5711@macro@__UNALIGNED_UINT32_READ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UNALIGNED_UINT32_READ",
+ "location": {
+ "column": "9",
+ "line": "199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UNALIGNED_UINT32_READ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__iar_uint32_write",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __iar_uint32_write(const void *, uint32_t)",
+ "location": {
+ "column": "15",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__iar_uint32_write",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@6001@macro@__UNALIGNED_UINT32_WRITE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UNALIGNED_UINT32_WRITE",
+ "location": {
+ "column": "9",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UNALIGNED_UINT32_WRITE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@__iar_u32",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "__iar_u32",
+ "location": {
+ "column": "18",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@__iar_u32@FI@v",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "v",
+ "location": {
+ "column": "39",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "v",
+ "origin": "user_include",
+ "scope": "__iar_u32"
+ }
+ ],
+ "name": "__iar_u32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@6250@macro@__UNALIGNED_UINT32",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UNALIGNED_UINT32",
+ "location": {
+ "column": "9",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UNALIGNED_UINT32",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@6367@macro@__USED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USED",
+ "location": {
+ "column": "13",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7052@macro@__disable_fault_irq",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__disable_fault_irq",
+ "location": {
+ "column": "11",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__disable_fault_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7109@macro@__disable_irq",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__disable_irq",
+ "location": {
+ "column": "11",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__disable_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7172@macro@__enable_fault_irq",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__enable_fault_irq",
+ "location": {
+ "column": "11",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__enable_fault_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7228@macro@__enable_irq",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__enable_irq",
+ "location": {
+ "column": "11",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__enable_irq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7290@macro@__arm_rsr",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__arm_rsr",
+ "location": {
+ "column": "11",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__arm_rsr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7339@macro@__arm_wsr",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__arm_wsr",
+ "location": {
+ "column": "11",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__arm_wsr",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7392@macro@__get_APSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_APSR",
+ "location": {
+ "column": "11",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_APSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7451@macro@__get_BASEPRI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_BASEPRI",
+ "location": {
+ "column": "11",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_BASEPRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7513@macro@__get_CONTROL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_CONTROL",
+ "location": {
+ "column": "11",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_CONTROL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7575@macro@__get_FAULTMASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_FAULTMASK",
+ "location": {
+ "column": "11",
+ "line": "273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_FAULTMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7772@macro@__get_FPSCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_FPSCR",
+ "location": {
+ "column": "13",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_FPSCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@7832@macro@__set_FPSCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_FPSCR",
+ "location": {
+ "column": "13",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_FPSCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8018@macro@__get_IPSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_IPSR",
+ "location": {
+ "column": "11",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_IPSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8077@macro@__get_MSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_MSP",
+ "location": {
+ "column": "11",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_MSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8350@macro@__get_MSPLIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_MSPLIM",
+ "location": {
+ "column": "13",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_MSPLIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8472@macro@__get_PRIMASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_PRIMASK",
+ "location": {
+ "column": "11",
+ "line": "293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_PRIMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8534@macro@__get_PSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_PSP",
+ "location": {
+ "column": "11",
+ "line": "294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_PSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8809@macro@__get_PSPLIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_PSPLIM",
+ "location": {
+ "column": "13",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_PSPLIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8933@macro@__get_xPSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__get_xPSR",
+ "location": {
+ "column": "11",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__get_xPSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@8994@macro@__set_BASEPRI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_BASEPRI",
+ "location": {
+ "column": "11",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_BASEPRI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9065@macro@__set_BASEPRI_MAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_BASEPRI_MAX",
+ "location": {
+ "column": "11",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_BASEPRI_MAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9140@macro@__set_CONTROL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_CONTROL",
+ "location": {
+ "column": "11",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_CONTROL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9211@macro@__set_FAULTMASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_FAULTMASK",
+ "location": {
+ "column": "11",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_FAULTMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9284@macro@__set_MSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_MSP",
+ "location": {
+ "column": "11",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_MSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9568@macro@__set_MSPLIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_MSPLIM",
+ "location": {
+ "column": "13",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_MSPLIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9710@macro@__set_PRIMASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_PRIMASK",
+ "location": {
+ "column": "11",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_PRIMASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@9781@macro@__set_PSP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_PSP",
+ "location": {
+ "column": "11",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_PSP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10063@macro@__set_PSPLIM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__set_PSPLIM",
+ "location": {
+ "column": "13",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__set_PSPLIM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10207@macro@__TZ_get_CONTROL_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_CONTROL_NS",
+ "location": {
+ "column": "11",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_CONTROL_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10272@macro@__TZ_set_CONTROL_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_CONTROL_NS",
+ "location": {
+ "column": "11",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_CONTROL_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10346@macro@__TZ_get_PSP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_PSP_NS",
+ "location": {
+ "column": "11",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_PSP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10407@macro@__TZ_set_PSP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_PSP_NS",
+ "location": {
+ "column": "11",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_PSP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10477@macro@__TZ_get_MSP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_MSP_NS",
+ "location": {
+ "column": "11",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_MSP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10538@macro@__TZ_set_MSP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_MSP_NS",
+ "location": {
+ "column": "11",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_MSP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10608@macro@__TZ_get_SP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_SP_NS",
+ "location": {
+ "column": "11",
+ "line": "335",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_SP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10668@macro@__TZ_set_SP_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_SP_NS",
+ "location": {
+ "column": "11",
+ "line": "336",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_SP_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10737@macro@__TZ_get_PRIMASK_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_PRIMASK_NS",
+ "location": {
+ "column": "11",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_PRIMASK_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10802@macro@__TZ_set_PRIMASK_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_PRIMASK_NS",
+ "location": {
+ "column": "11",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_PRIMASK_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10876@macro@__TZ_get_BASEPRI_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_BASEPRI_NS",
+ "location": {
+ "column": "11",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_BASEPRI_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@10941@macro@__TZ_set_BASEPRI_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_BASEPRI_NS",
+ "location": {
+ "column": "11",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_BASEPRI_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11015@macro@__TZ_get_FAULTMASK_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_FAULTMASK_NS",
+ "location": {
+ "column": "11",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_FAULTMASK_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11082@macro@__TZ_set_FAULTMASK_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_FAULTMASK_NS",
+ "location": {
+ "column": "11",
+ "line": "342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_FAULTMASK_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11375@macro@__TZ_get_PSPLIM_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_PSPLIM_NS",
+ "location": {
+ "column": "13",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_PSPLIM_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11419@macro@__TZ_set_PSPLIM_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_PSPLIM_NS",
+ "location": {
+ "column": "13",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_PSPLIM_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11630@macro@__TZ_get_MSPLIM_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_get_MSPLIM_NS",
+ "location": {
+ "column": "11",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_get_MSPLIM_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11694@macro@__TZ_set_MSPLIM_NS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__TZ_set_MSPLIM_NS",
+ "location": {
+ "column": "11",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__TZ_set_MSPLIM_NS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11769@macro@__NOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NOP",
+ "location": {
+ "column": "11",
+ "line": "357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__NOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11819@macro@__CLZ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CLZ",
+ "location": {
+ "column": "11",
+ "line": "359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__CLZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11858@macro@__CLREX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CLREX",
+ "location": {
+ "column": "11",
+ "line": "360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__CLREX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11901@macro@__DMB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DMB",
+ "location": {
+ "column": "11",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__DMB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11940@macro@__DSB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DSB",
+ "location": {
+ "column": "11",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__DSB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@11979@macro@__ISB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ISB",
+ "location": {
+ "column": "11",
+ "line": "364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ISB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12020@macro@__LDREXB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LDREXB",
+ "location": {
+ "column": "11",
+ "line": "366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDREXB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12062@macro@__LDREXH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LDREXH",
+ "location": {
+ "column": "11",
+ "line": "367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDREXH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12104@macro@__LDREXW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__LDREXW",
+ "location": {
+ "column": "11",
+ "line": "368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDREXW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12147@macro@__RBIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RBIT",
+ "location": {
+ "column": "11",
+ "line": "370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__RBIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12187@macro@__REV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__REV",
+ "location": {
+ "column": "11",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__REV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12226@macro@__REV16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__REV16",
+ "location": {
+ "column": "11",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__REV16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__REVSH",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "int16_t __REVSH(int16_t)",
+ "location": {
+ "column": "20",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__REVSH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12370@macro@__ROR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__ROR",
+ "location": {
+ "column": "11",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__ROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12409@macro@__RRX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__RRX",
+ "location": {
+ "column": "11",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__RRX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12450@macro@__SEV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SEV",
+ "location": {
+ "column": "11",
+ "line": "382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SEV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12517@macro@__SSAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SSAT",
+ "location": {
+ "column": "13",
+ "line": "385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SSAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12569@macro@__STREXB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STREXB",
+ "location": {
+ "column": "11",
+ "line": "388",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STREXB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12611@macro@__STREXH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STREXH",
+ "location": {
+ "column": "11",
+ "line": "389",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STREXH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12653@macro@__STREXW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STREXW",
+ "location": {
+ "column": "11",
+ "line": "390",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STREXW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12722@macro@__USAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USAT",
+ "location": {
+ "column": "13",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12774@macro@__WFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WFE",
+ "location": {
+ "column": "11",
+ "line": "396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__WFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12813@macro@__WFI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__WFI",
+ "location": {
+ "column": "11",
+ "line": "397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__WFI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12877@macro@__SADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SADD8",
+ "location": {
+ "column": "13",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12920@macro@__QADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QADD8",
+ "location": {
+ "column": "13",
+ "line": "401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@12963@macro@__SHADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHADD8",
+ "location": {
+ "column": "13",
+ "line": "402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13007@macro@__UADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UADD8",
+ "location": {
+ "column": "13",
+ "line": "403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13050@macro@__UQADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQADD8",
+ "location": {
+ "column": "13",
+ "line": "404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13094@macro@__UHADD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHADD8",
+ "location": {
+ "column": "13",
+ "line": "405",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHADD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13138@macro@__SSUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SSUB8",
+ "location": {
+ "column": "13",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13181@macro@__QSUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSUB8",
+ "location": {
+ "column": "13",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13224@macro@__SHSUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHSUB8",
+ "location": {
+ "column": "13",
+ "line": "408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13268@macro@__USUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USUB8",
+ "location": {
+ "column": "13",
+ "line": "409",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13311@macro@__UQSUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQSUB8",
+ "location": {
+ "column": "13",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13355@macro@__UHSUB8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHSUB8",
+ "location": {
+ "column": "13",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHSUB8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13399@macro@__SADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SADD16",
+ "location": {
+ "column": "13",
+ "line": "412",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13443@macro@__QADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QADD16",
+ "location": {
+ "column": "13",
+ "line": "413",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13487@macro@__SHADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHADD16",
+ "location": {
+ "column": "13",
+ "line": "414",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13532@macro@__UADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UADD16",
+ "location": {
+ "column": "13",
+ "line": "415",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13576@macro@__UQADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQADD16",
+ "location": {
+ "column": "13",
+ "line": "416",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13621@macro@__UHADD16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHADD16",
+ "location": {
+ "column": "13",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHADD16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13666@macro@__SSUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SSUB16",
+ "location": {
+ "column": "13",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13710@macro@__QSUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSUB16",
+ "location": {
+ "column": "13",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13754@macro@__SHSUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHSUB16",
+ "location": {
+ "column": "13",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13799@macro@__USUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USUB16",
+ "location": {
+ "column": "13",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13843@macro@__UQSUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQSUB16",
+ "location": {
+ "column": "13",
+ "line": "422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13888@macro@__UHSUB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHSUB16",
+ "location": {
+ "column": "13",
+ "line": "423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHSUB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13933@macro@__SASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SASX",
+ "location": {
+ "column": "13",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@13975@macro@__QASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QASX",
+ "location": {
+ "column": "13",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14017@macro@__SHASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHASX",
+ "location": {
+ "column": "13",
+ "line": "426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14060@macro@__UASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UASX",
+ "location": {
+ "column": "13",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14102@macro@__UQASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQASX",
+ "location": {
+ "column": "13",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14145@macro@__UHASX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHASX",
+ "location": {
+ "column": "13",
+ "line": "429",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHASX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14188@macro@__SSAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SSAX",
+ "location": {
+ "column": "13",
+ "line": "430",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14230@macro@__QSAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSAX",
+ "location": {
+ "column": "13",
+ "line": "431",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14272@macro@__SHSAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SHSAX",
+ "location": {
+ "column": "13",
+ "line": "432",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SHSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14315@macro@__USAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USAX",
+ "location": {
+ "column": "13",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14357@macro@__UQSAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UQSAX",
+ "location": {
+ "column": "13",
+ "line": "434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UQSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14400@macro@__UHSAX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UHSAX",
+ "location": {
+ "column": "13",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UHSAX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14443@macro@__USAD8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USAD8",
+ "location": {
+ "column": "13",
+ "line": "436",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USAD8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14486@macro@__USADA8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USADA8",
+ "location": {
+ "column": "13",
+ "line": "437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USADA8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14530@macro@__SSAT16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SSAT16",
+ "location": {
+ "column": "13",
+ "line": "438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SSAT16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14574@macro@__USAT16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__USAT16",
+ "location": {
+ "column": "13",
+ "line": "439",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__USAT16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14618@macro@__UXTB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UXTB16",
+ "location": {
+ "column": "13",
+ "line": "440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UXTB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14662@macro@__UXTAB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__UXTAB16",
+ "location": {
+ "column": "13",
+ "line": "441",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__UXTAB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14707@macro@__SXTB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SXTB16",
+ "location": {
+ "column": "13",
+ "line": "442",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SXTB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14751@macro@__SXTAB16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SXTAB16",
+ "location": {
+ "column": "13",
+ "line": "443",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SXTAB16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14796@macro@__SMUAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMUAD",
+ "location": {
+ "column": "13",
+ "line": "444",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMUAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14839@macro@__SMUADX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMUADX",
+ "location": {
+ "column": "13",
+ "line": "445",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMUADX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14883@macro@__SMMLA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMMLA",
+ "location": {
+ "column": "13",
+ "line": "446",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMMLA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14926@macro@__SMLAD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLAD",
+ "location": {
+ "column": "13",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLAD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@14969@macro@__SMLADX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLADX",
+ "location": {
+ "column": "13",
+ "line": "448",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLADX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15013@macro@__SMLALD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLALD",
+ "location": {
+ "column": "13",
+ "line": "449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLALD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15057@macro@__SMLALDX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLALDX",
+ "location": {
+ "column": "13",
+ "line": "450",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLALDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15102@macro@__SMUSD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMUSD",
+ "location": {
+ "column": "13",
+ "line": "451",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMUSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15145@macro@__SMUSDX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMUSDX",
+ "location": {
+ "column": "13",
+ "line": "452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMUSDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15189@macro@__SMLSD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLSD",
+ "location": {
+ "column": "13",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLSD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15232@macro@__SMLSDX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLSDX",
+ "location": {
+ "column": "13",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLSDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15276@macro@__SMLSLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLSLD",
+ "location": {
+ "column": "13",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLSLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15320@macro@__SMLSLDX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SMLSLDX",
+ "location": {
+ "column": "13",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SMLSLDX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15365@macro@__SEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SEL",
+ "location": {
+ "column": "13",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__SEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15406@macro@__QADD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QADD",
+ "location": {
+ "column": "13",
+ "line": "458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QADD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15448@macro@__QSUB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__QSUB",
+ "location": {
+ "column": "13",
+ "line": "459",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__QSUB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15490@macro@__PKHBT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PKHBT",
+ "location": {
+ "column": "13",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__PKHBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@15533@macro@__PKHTB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__PKHTB",
+ "location": {
+ "column": "13",
+ "line": "461",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__PKHTB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@23957@macro@__BKPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__BKPT",
+ "location": {
+ "column": "9",
+ "line": "765",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__BKPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__LDRBT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t __LDRBT(volatile uint8_t *)",
+ "location": {
+ "column": "20",
+ "line": "806",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDRBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@24900@F@__LDRBT@res",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "res",
+ "location": {
+ "column": "14",
+ "line": "808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "res",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__LDRHT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t __LDRHT(volatile uint16_t *)",
+ "location": {
+ "column": "21",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDRHT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@25080@F@__LDRHT@res",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "res",
+ "location": {
+ "column": "14",
+ "line": "815",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "res",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__LDRT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t __LDRT(volatile uint32_t *)",
+ "location": {
+ "column": "21",
+ "line": "820",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__LDRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_iccarm.h@25260@F@__LDRT@res",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "res",
+ "location": {
+ "column": "14",
+ "line": "822",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "res",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__STRBT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __STRBT(uint8_t, volatile uint8_t *)",
+ "location": {
+ "column": "17",
+ "line": "827",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STRBT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__STRHT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __STRHT(uint16_t, volatile uint16_t *)",
+ "location": {
+ "column": "17",
+ "line": "832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STRHT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@__STRT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void __STRT(uint32_t, volatile uint32_t *)",
+ "location": {
+ "column": "17",
+ "line": "837",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_iccarm.h"
+ },
+ "name": "__STRT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@75@macro@_DLIB_PRODUCTS_H_",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRODUCTS_H_",
+ "location": {
+ "column": "9",
+ "line": "4",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_PRODUCTS_H_",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@524@macro@_DLIB_WIDE_CHARACTERS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_WIDE_CHARACTERS",
+ "location": {
+ "column": "9",
+ "line": "21",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_WIDE_CHARACTERS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@680@macro@_DLIB_PRODUCT_STRING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRODUCT_STRING",
+ "location": {
+ "column": "9",
+ "line": "25",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_PRODUCT_STRING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@831@macro@_DLIB_PRODUCT_FENV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRODUCT_FENV",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_PRODUCT_FENV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@984@macro@_DLIB_PRODUCT_STDLIB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_PRODUCT_STDLIB",
+ "location": {
+ "column": "9",
+ "line": "33",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_PRODUCT_STDLIB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@1095@macro@_DLIB_QSORT_BUF_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_QSORT_BUF_SIZE",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_QSORT_BUF_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@1270@macro@_DLIB_SUPPORT_FOR_AEABI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_SUPPORT_FOR_AEABI",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_SUPPORT_FOR_AEABI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@1353@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@1833@macro@_USE_ATOMIC_OPS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_USE_ATOMIC_OPS",
+ "location": {
+ "column": "11",
+ "line": "65",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_USE_ATOMIC_OPS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@1929@macro@__SOFTFP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SOFTFP",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "__SOFTFP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2045@macro@__NO_SCRATCH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__NO_SCRATCH",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "__NO_SCRATCH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2169@macro@_DLIB_SPEEDY_FLOATS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_SPEEDY_FLOATS",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_SPEEDY_FLOATS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2246@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2327@macro@_DLIB_ELF_INIT_STATIC_BASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_STATIC_BASE",
+ "location": {
+ "column": "9",
+ "line": "79",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_STATIC_BASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2372@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
+ "location": {
+ "column": "9",
+ "line": "80",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2467@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2517@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2567@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2617@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@2670@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@3098@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@3510@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
+ "location": {
+ "column": "9",
+ "line": "105",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@3556@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "location": {
+ "column": "9",
+ "line": "107",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@3608@macro@_XMATHWRAPPERS_DEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_XMATHWRAPPERS_DEF",
+ "location": {
+ "column": "9",
+ "line": "109",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_XMATHWRAPPERS_DEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Product.h@3657@macro@_CPPINIT_ATTR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_CPPINIT_ATTR",
+ "location": {
+ "column": "9",
+ "line": "111",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Product.h"
+ },
+ "name": "_CPPINIT_ATTR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@303@macro@MAIN_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAIN_H",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "MAIN_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@Uart1Handle",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "Uart1Handle",
+ "location": {
+ "column": "27",
+ "line": "24",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "Uart1Handle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@490@macro@PLC_Q0_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q0_PORT",
+ "location": {
+ "column": "9",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q0_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@542@macro@PLC_Q0_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q0_PIN",
+ "location": {
+ "column": "9",
+ "line": "27",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q0_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@599@macro@PLC_Q1_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q1_PORT",
+ "location": {
+ "column": "9",
+ "line": "28",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q1_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@651@macro@PLC_Q1_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q1_PIN",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q1_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@708@macro@PLC_Q2_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q2_PORT",
+ "location": {
+ "column": "9",
+ "line": "30",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q2_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@760@macro@PLC_Q2_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q2_PIN",
+ "location": {
+ "column": "9",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q2_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@817@macro@PLC_Q3_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q3_PORT",
+ "location": {
+ "column": "9",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q3_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@869@macro@PLC_Q3_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q3_PIN",
+ "location": {
+ "column": "9",
+ "line": "33",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q3_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@926@macro@PLC_Q4_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q4_PORT",
+ "location": {
+ "column": "9",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q4_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@978@macro@PLC_Q4_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q4_PIN",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q4_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1035@macro@PLC_Q5_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q5_PORT",
+ "location": {
+ "column": "9",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q5_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1087@macro@PLC_Q5_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q5_PIN",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q5_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1144@macro@PLC_Q6_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q6_PORT",
+ "location": {
+ "column": "9",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q6_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1196@macro@PLC_Q6_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q6_PIN",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q6_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1253@macro@PLC_Q7_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q7_PORT",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q7_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:main.h@1305@macro@PLC_Q7_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PLC_Q7_PIN",
+ "location": {
+ "column": "9",
+ "line": "41",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "PLC_Q7_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@Error_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void Error_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "Error_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@Error_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void Error_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\main.h"
+ },
+ "name": "Error_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@906@macro@__STM32F4xx_HAL_FLASH_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_FLASH_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__STM32F4xx_HAL_FLASH_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FLASH_ProcedureTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_NONE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FLASH_PROC_NONE",
+ "location": {
+ "column": "3",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PROC_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_SECTERASE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FLASH_PROC_SECTERASE",
+ "location": {
+ "column": "3",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PROC_SECTERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_MASSERASE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FLASH_PROC_MASSERASE",
+ "location": {
+ "column": "3",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PROC_MASSERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FLASH_ProcedureTypeDef@FLASH_PROC_PROGRAM",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "FLASH_PROC_PROGRAM",
+ "location": {
+ "column": "3",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PROC_PROGRAM",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FLASH_ProcedureTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum FLASH_ProcedureTypeDef",
+ "location": {
+ "column": "3",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_ProcedureTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@ProcedureOnGoing",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ProcedureOnGoing",
+ "location": {
+ "column": "31",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "ProcedureOnGoing",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@NbSectorsToErase",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "NbSectorsToErase",
+ "location": {
+ "column": "31",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "NbSectorsToErase",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@VoltageForErase",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "VoltageForErase",
+ "location": {
+ "column": "31",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "VoltageForErase",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Sector",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Sector",
+ "location": {
+ "column": "31",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "Sector",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Bank",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Bank",
+ "location": {
+ "column": "31",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "Bank",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Address",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Address",
+ "location": {
+ "column": "31",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "Address",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@Lock",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Lock",
+ "location": {
+ "column": "31",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "Lock",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_ProcessTypeDef@FI@ErrorCode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ErrorCode",
+ "location": {
+ "column": "31",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "ErrorCode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ },
+ {
+ "ID": "c:@T@FLASH_ProcessTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct FLASH_ProcessTypeDef",
+ "location": {
+ "column": "2",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_ProcessTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_h_58_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@2897@macro@HAL_FLASH_ERROR_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_NONE",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@2988@macro@HAL_FLASH_ERROR_RD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_RD",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_RD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3079@macro@HAL_FLASH_ERROR_PGS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_PGS",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_PGS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3170@macro@HAL_FLASH_ERROR_PGP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_PGP",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_PGP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3261@macro@HAL_FLASH_ERROR_PGA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_PGA",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_PGA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3352@macro@HAL_FLASH_ERROR_WRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_WRP",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_WRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3443@macro@HAL_FLASH_ERROR_OPERATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_ERROR_OPERATION",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_ERROR_OPERATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3625@macro@FLASH_TYPEPROGRAM_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEPROGRAM_BYTE",
+ "location": {
+ "column": "9",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_TYPEPROGRAM_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3739@macro@FLASH_TYPEPROGRAM_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEPROGRAM_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_TYPEPROGRAM_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3853@macro@FLASH_TYPEPROGRAM_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEPROGRAM_WORD",
+ "location": {
+ "column": "9",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_TYPEPROGRAM_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@3967@macro@FLASH_TYPEPROGRAM_DOUBLEWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEPROGRAM_DOUBLEWORD",
+ "location": {
+ "column": "9",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_TYPEPROGRAM_DOUBLEWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4204@macro@FLASH_FLAG_EOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_EOP",
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_EOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4318@macro@FLASH_FLAG_OPERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_OPERR",
+ "location": {
+ "column": "9",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_OPERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4432@macro@FLASH_FLAG_WRPERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_WRPERR",
+ "location": {
+ "column": "9",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_WRPERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4546@macro@FLASH_FLAG_PGAERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_PGAERR",
+ "location": {
+ "column": "9",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_PGAERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4660@macro@FLASH_FLAG_PGPERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_PGPERR",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_PGPERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@4774@macro@FLASH_FLAG_PGSERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_PGSERR",
+ "location": {
+ "column": "9",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_PGSERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5060@macro@FLASH_FLAG_BSY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_FLAG_BSY",
+ "location": {
+ "column": "9",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_FLAG_BSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5321@macro@FLASH_IT_EOP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_IT_EOP",
+ "location": {
+ "column": "9",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_IT_EOP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5433@macro@FLASH_IT_ERR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_IT_ERR",
+ "location": {
+ "column": "9",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_IT_ERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5649@macro@FLASH_PSIZE_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_PSIZE_BYTE",
+ "location": {
+ "column": "9",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PSIZE_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5697@macro@FLASH_PSIZE_HALF_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_PSIZE_HALF_WORD",
+ "location": {
+ "column": "9",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PSIZE_HALF_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5745@macro@FLASH_PSIZE_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_PSIZE_WORD",
+ "location": {
+ "column": "9",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PSIZE_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5793@macro@FLASH_PSIZE_DOUBLE_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_PSIZE_DOUBLE_WORD",
+ "location": {
+ "column": "9",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_PSIZE_DOUBLE_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5841@macro@CR_PSIZE_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PSIZE_MASK",
+ "location": {
+ "column": "9",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "CR_PSIZE_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@5963@macro@RDP_KEY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "RDP_KEY",
+ "location": {
+ "column": "9",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "RDP_KEY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6016@macro@FLASH_KEY1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_KEY1",
+ "location": {
+ "column": "9",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_KEY1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6062@macro@FLASH_KEY2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_KEY2",
+ "location": {
+ "column": "9",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_KEY2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6108@macro@FLASH_OPT_KEY1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPT_KEY1",
+ "location": {
+ "column": "9",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_OPT_KEY1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6154@macro@FLASH_OPT_KEY2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_OPT_KEY2",
+ "location": {
+ "column": "9",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_OPT_KEY2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6592@macro@__HAL_FLASH_SET_LATENCY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_SET_LATENCY",
+ "location": {
+ "column": "9",
+ "line": "178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_SET_LATENCY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@6864@macro@__HAL_FLASH_GET_LATENCY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_GET_LATENCY",
+ "location": {
+ "column": "9",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_GET_LATENCY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7026@macro@__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_PREFETCH_BUFFER_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7186@macro@__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_PREFETCH_BUFFER_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7352@macro@__HAL_FLASH_INSTRUCTION_CACHE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_INSTRUCTION_CACHE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_INSTRUCTION_CACHE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7514@macro@__HAL_FLASH_INSTRUCTION_CACHE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_INSTRUCTION_CACHE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_INSTRUCTION_CACHE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7673@macro@__HAL_FLASH_DATA_CACHE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_DATA_CACHE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_DATA_CACHE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@7821@macro@__HAL_FLASH_DATA_CACHE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_DATA_CACHE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_DATA_CACHE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@8066@macro@__HAL_FLASH_INSTRUCTION_CACHE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_INSTRUCTION_CACHE_RESET",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_INSTRUCTION_CACHE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@8450@macro@__HAL_FLASH_DATA_CACHE_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_DATA_CACHE_RESET",
+ "location": {
+ "column": "9",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_DATA_CACHE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@8972@macro@__HAL_FLASH_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@9365@macro@__HAL_FLASH_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@10423@macro@__HAL_FLASH_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@11337@macro@__HAL_FLASH_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_FLASH_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "__HAL_FLASH_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Program",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Program",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Program_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "309",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Program_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_EndOfOperationCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_EndOfOperationCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OperationErrorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OperationErrorCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Unlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Unlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Unlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "323",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Unlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Lock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Lock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Lock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "324",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_Lock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Unlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Unlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Unlock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Unlock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Lock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Lock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Lock",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Lock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Launch",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)",
+ "location": {
+ "column": "19",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Launch",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Launch",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)",
+ "location": {
+ "column": "19",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_OB_Launch",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_FLASH_GetError(void)",
+ "location": {
+ "column": "10",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_FLASH_GetError(void)",
+ "location": {
+ "column": "10",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "HAL_FLASH_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_WaitForLastOperation",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_WaitForLastOperation",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_WaitForLastOperation",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "FLASH_WaitForLastOperation",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@13471@macro@ACR_BYTE0_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ACR_BYTE0_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "ACR_BYTE0_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@13597@macro@OPTCR_BYTE0_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTCR_BYTE0_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "OPTCR_BYTE0_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@13723@macro@OPTCR_BYTE1_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTCR_BYTE1_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "OPTCR_BYTE1_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@13850@macro@OPTCR_BYTE2_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTCR_BYTE2_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "OPTCR_BYTE2_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@13977@macro@OPTCR_BYTE3_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTCR_BYTE3_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "OPTCR_BYTE3_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.h@14307@macro@IS_FLASH_TYPEPROGRAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_TYPEPROGRAM",
+ "location": {
+ "column": "9",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash.h"
+ },
+ "name": "IS_FLASH_TYPEPROGRAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1223@macro@ARM_MPU_ARMV7_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_ARMV7_H",
+ "location": {
+ "column": "9",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ARMV7_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1250@macro@ARM_MPU_REGION_SIZE_32B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_32B",
+ "location": {
+ "column": "9",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_32B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1336@macro@ARM_MPU_REGION_SIZE_64B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_64B",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_64B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1422@macro@ARM_MPU_REGION_SIZE_128B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_128B",
+ "location": {
+ "column": "9",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_128B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1509@macro@ARM_MPU_REGION_SIZE_256B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_256B",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_256B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1596@macro@ARM_MPU_REGION_SIZE_512B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_512B",
+ "location": {
+ "column": "9",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_512B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1683@macro@ARM_MPU_REGION_SIZE_1KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_1KB",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_1KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1768@macro@ARM_MPU_REGION_SIZE_2KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_2KB",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_2KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1854@macro@ARM_MPU_REGION_SIZE_4KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_4KB",
+ "location": {
+ "column": "9",
+ "line": "41",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_4KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@1940@macro@ARM_MPU_REGION_SIZE_8KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_8KB",
+ "location": {
+ "column": "9",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_8KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2026@macro@ARM_MPU_REGION_SIZE_16KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_16KB",
+ "location": {
+ "column": "9",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_16KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2113@macro@ARM_MPU_REGION_SIZE_32KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_32KB",
+ "location": {
+ "column": "9",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_32KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2200@macro@ARM_MPU_REGION_SIZE_64KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_64KB",
+ "location": {
+ "column": "9",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_64KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2287@macro@ARM_MPU_REGION_SIZE_128KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_128KB",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_128KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2375@macro@ARM_MPU_REGION_SIZE_256KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_256KB",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_256KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2463@macro@ARM_MPU_REGION_SIZE_512KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_512KB",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_512KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2551@macro@ARM_MPU_REGION_SIZE_1MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_1MB",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_1MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2636@macro@ARM_MPU_REGION_SIZE_2MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_2MB",
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_2MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2722@macro@ARM_MPU_REGION_SIZE_4MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_4MB",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_4MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2808@macro@ARM_MPU_REGION_SIZE_8MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_8MB",
+ "location": {
+ "column": "9",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_8MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2894@macro@ARM_MPU_REGION_SIZE_16MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_16MB",
+ "location": {
+ "column": "9",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_16MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@2981@macro@ARM_MPU_REGION_SIZE_32MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_32MB",
+ "location": {
+ "column": "9",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_32MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3068@macro@ARM_MPU_REGION_SIZE_64MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_64MB",
+ "location": {
+ "column": "9",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_64MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3155@macro@ARM_MPU_REGION_SIZE_128MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_128MB",
+ "location": {
+ "column": "9",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_128MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3243@macro@ARM_MPU_REGION_SIZE_256MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_256MB",
+ "location": {
+ "column": "9",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_256MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3331@macro@ARM_MPU_REGION_SIZE_512MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_512MB",
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_512MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3419@macro@ARM_MPU_REGION_SIZE_1GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_1GB",
+ "location": {
+ "column": "9",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_1GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3504@macro@ARM_MPU_REGION_SIZE_2GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_2GB",
+ "location": {
+ "column": "9",
+ "line": "60",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_2GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3590@macro@ARM_MPU_REGION_SIZE_4GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_REGION_SIZE_4GB",
+ "location": {
+ "column": "9",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_REGION_SIZE_4GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3678@macro@ARM_MPU_AP_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_NONE",
+ "location": {
+ "column": "9",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3744@macro@ARM_MPU_AP_PRIV",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_PRIV",
+ "location": {
+ "column": "9",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_PRIV",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3823@macro@ARM_MPU_AP_URO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_URO",
+ "location": {
+ "column": "9",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_URO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3909@macro@ARM_MPU_AP_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_FULL",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@3977@macro@ARM_MPU_AP_PRO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_PRO",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_PRO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@4061@macro@ARM_MPU_AP_RO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_AP_RO",
+ "location": {
+ "column": "9",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_AP_RO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@4304@macro@ARM_MPU_RBAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_RBAR",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_RBAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@4958@macro@ARM_MPU_ACCESS_",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_ACCESS_",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ACCESS_",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@5857@macro@ARM_MPU_RASR_EX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_RASR_EX",
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_RASR_EX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@7170@macro@ARM_MPU_RASR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_RASR",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_RASR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@7593@macro@ARM_MPU_ACCESS_ORDERED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_ACCESS_ORDERED",
+ "location": {
+ "column": "9",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ACCESS_ORDERED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@7984@macro@ARM_MPU_ACCESS_DEVICE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_ACCESS_DEVICE",
+ "location": {
+ "column": "9",
+ "line": "141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ACCESS_DEVICE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@8589@macro@ARM_MPU_ACCESS_NORMAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_ACCESS_NORMAL",
+ "location": {
+ "column": "9",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ACCESS_NORMAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@8798@macro@ARM_MPU_CACHEP_NOCACHE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_CACHEP_NOCACHE",
+ "location": {
+ "column": "9",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_CACHEP_NOCACHE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@8919@macro@ARM_MPU_CACHEP_WB_WRA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_CACHEP_WB_WRA",
+ "location": {
+ "column": "9",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_CACHEP_WB_WRA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@9036@macro@ARM_MPU_CACHEP_WT_NWA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_CACHEP_WT_NWA",
+ "location": {
+ "column": "9",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_CACHEP_WT_NWA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@9150@macro@ARM_MPU_CACHEP_WB_NWA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ARM_MPU_CACHEP_WB_NWA",
+ "location": {
+ "column": "9",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_CACHEP_WB_NWA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@ARM_MPU_Region_t",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@ARM_MPU_Region_t@FI@RBAR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RBAR",
+ "location": {
+ "column": "12",
+ "line": "181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "RBAR",
+ "origin": "user_include",
+ "scope": "_anonymous_mpu_armv7_h_180_9"
+ },
+ {
+ "ID": "c:@SA@ARM_MPU_Region_t@FI@RASR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RASR",
+ "location": {
+ "column": "12",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "RASR",
+ "origin": "user_include",
+ "scope": "_anonymous_mpu_armv7_h_180_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ARM_MPU_Region_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct ARM_MPU_Region_t",
+ "location": {
+ "column": "3",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_Region_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_Enable",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_Enable(uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_Enable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_Disable",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_Disable(void)",
+ "location": {
+ "column": "22",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_Disable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_ClrRegion",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_ClrRegion(uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_ClrRegion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegion",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_SetRegion(uint32_t, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_SetRegion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegionEx",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_SetRegionEx(uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_SetRegionEx",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@orderedCpy",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void orderedCpy(volatile uint32_t *, const uint32_t *restrict, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "orderedCpy",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@11060@F@orderedCpy@i",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "i",
+ "location": {
+ "column": "12",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "i",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@F@ARM_MPU_Load",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ARM_MPU_Load(const ARM_MPU_Region_t *, uint32_t)",
+ "location": {
+ "column": "22",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "ARM_MPU_Load",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:mpu_armv7.h@11393@F@ARM_MPU_Load@rowWordSize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "rowWordSize",
+ "location": {
+ "column": "18",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\mpu_armv7.h"
+ },
+ "name": "rowWordSize",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@900@macro@__STM32F4xx_HAL_DMA_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_DMA_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__STM32F4xx_HAL_DMA_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@Channel",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Channel",
+ "location": {
+ "column": "12",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Channel",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@Direction",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Direction",
+ "location": {
+ "column": "12",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Direction",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@PeriphInc",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PeriphInc",
+ "location": {
+ "column": "12",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "PeriphInc",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@MemInc",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MemInc",
+ "location": {
+ "column": "12",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "MemInc",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@PeriphDataAlignment",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PeriphDataAlignment",
+ "location": {
+ "column": "12",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "PeriphDataAlignment",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@MemDataAlignment",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MemDataAlignment",
+ "location": {
+ "column": "12",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "MemDataAlignment",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@Mode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Mode",
+ "location": {
+ "column": "12",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Mode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@Priority",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Priority",
+ "location": {
+ "column": "12",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Priority",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@FIFOMode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFOMode",
+ "location": {
+ "column": "12",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "FIFOMode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@FIFOThreshold",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "FIFOThreshold",
+ "location": {
+ "column": "12",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "FIFOThreshold",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@MemBurst",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "MemBurst",
+ "location": {
+ "column": "12",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "MemBurst",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@SA@DMA_InitTypeDef@FI@PeriphBurst",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PeriphBurst",
+ "location": {
+ "column": "12",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "PeriphBurst",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ },
+ {
+ "ID": "c:@T@DMA_InitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct DMA_InitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_InitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_dma_h_49_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_RESET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_RESET",
+ "location": {
+ "column": "3",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_READY",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_READY",
+ "location": {
+ "column": "3",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_READY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_BUSY",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_BUSY",
+ "location": {
+ "column": "3",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_BUSY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_TIMEOUT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_TIMEOUT",
+ "location": {
+ "column": "3",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_ERROR",
+ "location": {
+ "column": "3",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_ERROR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_StateTypeDef@HAL_DMA_STATE_ABORT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_STATE_ABORT",
+ "location": {
+ "column": "3",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_STATE_ABORT",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef@HAL_DMA_FULL_TRANSFER",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_FULL_TRANSFER",
+ "location": {
+ "column": "3",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_FULL_TRANSFER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_LevelCompleteTypeDef@HAL_DMA_HALF_TRANSFER",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_HALF_TRANSFER",
+ "location": {
+ "column": "3",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_HALF_TRANSFER",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_CPLT_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_CPLT_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_CPLT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_HALFCPLT_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_HALFCPLT_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_HALFCPLT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_M1CPLT_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_M1CPLT_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "129",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_M1CPLT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_M1HALFCPLT_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_M1HALFCPLT_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_M1HALFCPLT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ERROR_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_ERROR_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_ERROR_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ABORT_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_ABORT_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_ABORT_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_CallbackIDTypeDef@HAL_DMA_XFER_ALL_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_DMA_XFER_ALL_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_XFER_ALL_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "__DMA_HandleTypeDef",
+ "location": {
+ "column": "16",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "members": [
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@Instance",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Instance",
+ "location": {
+ "column": "31",
+ "line": "141",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Instance",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@Init",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Init",
+ "location": {
+ "column": "30",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Init",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@Lock",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Lock",
+ "location": {
+ "column": "30",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Lock",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@State",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "State",
+ "location": {
+ "column": "30",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "State",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@Parent",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Parent",
+ "location": {
+ "column": "31",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "Parent",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferCpltCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferCpltCallback",
+ "location": {
+ "column": "33",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferCpltCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferHalfCpltCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferHalfCpltCallback",
+ "location": {
+ "column": "33",
+ "line": "153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferHalfCpltCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferM1CpltCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferM1CpltCallback",
+ "location": {
+ "column": "33",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferM1CpltCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferM1HalfCpltCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferM1HalfCpltCallback",
+ "location": {
+ "column": "33",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferM1HalfCpltCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferErrorCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferErrorCallback",
+ "location": {
+ "column": "33",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferErrorCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@XferAbortCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "XferAbortCallback",
+ "location": {
+ "column": "33",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "XferAbortCallback",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@ErrorCode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ErrorCode",
+ "location": {
+ "column": "30",
+ "line": "163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "ErrorCode",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@StreamBaseAddress",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "StreamBaseAddress",
+ "location": {
+ "column": "30",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "StreamBaseAddress",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:@S@__DMA_HandleTypeDef@FI@StreamIndex",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "StreamIndex",
+ "location": {
+ "column": "30",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "StreamIndex",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@T@DMA_HandleTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct __DMA_HandleTypeDef",
+ "location": {
+ "column": "2",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_HandleTypeDef",
+ "origin": "user_include",
+ "scope": "__DMA_HandleTypeDef"
+ }
+ ],
+ "name": "__DMA_HandleTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9159@macro@HAL_DMA_ERROR_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_NONE",
+ "location": {
+ "column": "9",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9260@macro@HAL_DMA_ERROR_TE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_TE",
+ "location": {
+ "column": "9",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_TE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9361@macro@HAL_DMA_ERROR_FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_FE",
+ "location": {
+ "column": "9",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9462@macro@HAL_DMA_ERROR_DME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_DME",
+ "location": {
+ "column": "9",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_DME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9563@macro@HAL_DMA_ERROR_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9664@macro@HAL_DMA_ERROR_PARAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_PARAM",
+ "location": {
+ "column": "9",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_PARAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9765@macro@HAL_DMA_ERROR_NO_XFER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_NO_XFER",
+ "location": {
+ "column": "9",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_NO_XFER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@9866@macro@HAL_DMA_ERROR_NOT_SUPPORTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_ERROR_NOT_SUPPORTED",
+ "location": {
+ "column": "9",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_ERROR_NOT_SUPPORTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10100@macro@DMA_CHANNEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_0",
+ "location": {
+ "column": "9",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10176@macro@DMA_CHANNEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_1",
+ "location": {
+ "column": "9",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10252@macro@DMA_CHANNEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_2",
+ "location": {
+ "column": "9",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10328@macro@DMA_CHANNEL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_3",
+ "location": {
+ "column": "9",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10404@macro@DMA_CHANNEL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_4",
+ "location": {
+ "column": "9",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10480@macro@DMA_CHANNEL_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_5",
+ "location": {
+ "column": "9",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10556@macro@DMA_CHANNEL_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_6",
+ "location": {
+ "column": "9",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@10632@macro@DMA_CHANNEL_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CHANNEL_7",
+ "location": {
+ "column": "9",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CHANNEL_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@11536@macro@DMA_PERIPH_TO_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PERIPH_TO_MEMORY",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PERIPH_TO_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@11642@macro@DMA_MEMORY_TO_PERIPH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MEMORY_TO_PERIPH",
+ "location": {
+ "column": "9",
+ "line": "229",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MEMORY_TO_PERIPH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@11748@macro@DMA_MEMORY_TO_MEMORY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MEMORY_TO_MEMORY",
+ "location": {
+ "column": "9",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MEMORY_TO_MEMORY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12025@macro@DMA_PINC_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PINC_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PINC_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12134@macro@DMA_PINC_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PINC_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PINC_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12395@macro@DMA_MINC_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MINC_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MINC_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12500@macro@DMA_MINC_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MINC_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MINC_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12747@macro@DMA_PDATAALIGN_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PDATAALIGN_BYTE",
+ "location": {
+ "column": "9",
+ "line": "259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PDATAALIGN_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12859@macro@DMA_PDATAALIGN_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PDATAALIGN_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "260",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PDATAALIGN_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@12971@macro@DMA_PDATAALIGN_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PDATAALIGN_WORD",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PDATAALIGN_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13214@macro@DMA_MDATAALIGN_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MDATAALIGN_BYTE",
+ "location": {
+ "column": "9",
+ "line": "270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MDATAALIGN_BYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13322@macro@DMA_MDATAALIGN_HALFWORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MDATAALIGN_HALFWORD",
+ "location": {
+ "column": "9",
+ "line": "271",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MDATAALIGN_HALFWORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13430@macro@DMA_MDATAALIGN_WORD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MDATAALIGN_WORD",
+ "location": {
+ "column": "9",
+ "line": "272",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MDATAALIGN_WORD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13632@macro@DMA_NORMAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_NORMAL",
+ "location": {
+ "column": "9",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_NORMAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13737@macro@DMA_CIRCULAR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_CIRCULAR",
+ "location": {
+ "column": "9",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_CIRCULAR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@13842@macro@DMA_PFCTRL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PFCTRL",
+ "location": {
+ "column": "9",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PFCTRL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14071@macro@DMA_PRIORITY_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PRIORITY_LOW",
+ "location": {
+ "column": "9",
+ "line": "292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PRIORITY_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14172@macro@DMA_PRIORITY_MEDIUM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PRIORITY_MEDIUM",
+ "location": {
+ "column": "9",
+ "line": "293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PRIORITY_MEDIUM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14273@macro@DMA_PRIORITY_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PRIORITY_HIGH",
+ "location": {
+ "column": "9",
+ "line": "294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PRIORITY_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14374@macro@DMA_PRIORITY_VERY_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PRIORITY_VERY_HIGH",
+ "location": {
+ "column": "9",
+ "line": "295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PRIORITY_VERY_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14604@macro@DMA_FIFOMODE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFOMODE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFOMODE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14697@macro@DMA_FIFOMODE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFOMODE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFOMODE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@14922@macro@DMA_FIFO_THRESHOLD_1QUARTERFULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFO_THRESHOLD_1QUARTERFULL",
+ "location": {
+ "column": "9",
+ "line": "314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFO_THRESHOLD_1QUARTERFULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15049@macro@DMA_FIFO_THRESHOLD_HALFFULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFO_THRESHOLD_HALFFULL",
+ "location": {
+ "column": "9",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFO_THRESHOLD_HALFFULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15176@macro@DMA_FIFO_THRESHOLD_3QUARTERSFULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFO_THRESHOLD_3QUARTERSFULL",
+ "location": {
+ "column": "9",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFO_THRESHOLD_3QUARTERSFULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15303@macro@DMA_FIFO_THRESHOLD_FULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FIFO_THRESHOLD_FULL",
+ "location": {
+ "column": "9",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FIFO_THRESHOLD_FULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15549@macro@DMA_MBURST_SINGLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MBURST_SINGLE",
+ "location": {
+ "column": "9",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MBURST_SINGLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15600@macro@DMA_MBURST_INC4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MBURST_INC4",
+ "location": {
+ "column": "9",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MBURST_INC4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15671@macro@DMA_MBURST_INC8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MBURST_INC8",
+ "location": {
+ "column": "9",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MBURST_INC8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15742@macro@DMA_MBURST_INC16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_MBURST_INC16",
+ "location": {
+ "column": "9",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_MBURST_INC16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15942@macro@DMA_PBURST_SINGLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PBURST_SINGLE",
+ "location": {
+ "column": "9",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PBURST_SINGLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@15993@macro@DMA_PBURST_INC4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PBURST_INC4",
+ "location": {
+ "column": "9",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PBURST_INC4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16062@macro@DMA_PBURST_INC8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PBURST_INC8",
+ "location": {
+ "column": "9",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PBURST_INC8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16131@macro@DMA_PBURST_INC16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_PBURST_INC16",
+ "location": {
+ "column": "9",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_PBURST_INC16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16356@macro@DMA_IT_TC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_IT_TC",
+ "location": {
+ "column": "9",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_IT_TC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16421@macro@DMA_IT_HT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_IT_HT",
+ "location": {
+ "column": "9",
+ "line": "351",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_IT_HT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16486@macro@DMA_IT_TE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_IT_TE",
+ "location": {
+ "column": "9",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_IT_TE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16551@macro@DMA_IT_DME",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_IT_DME",
+ "location": {
+ "column": "9",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_IT_DME",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16617@macro@DMA_IT_FE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_IT_FE",
+ "location": {
+ "column": "9",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_IT_FE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16798@macro@DMA_FLAG_FEIF0_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_FEIF0_4",
+ "location": {
+ "column": "9",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_FEIF0_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16849@macro@DMA_FLAG_DMEIF0_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_DMEIF0_4",
+ "location": {
+ "column": "9",
+ "line": "364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_DMEIF0_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16900@macro@DMA_FLAG_TEIF0_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TEIF0_4",
+ "location": {
+ "column": "9",
+ "line": "365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TEIF0_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@16951@macro@DMA_FLAG_HTIF0_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_HTIF0_4",
+ "location": {
+ "column": "9",
+ "line": "366",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_HTIF0_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17002@macro@DMA_FLAG_TCIF0_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TCIF0_4",
+ "location": {
+ "column": "9",
+ "line": "367",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TCIF0_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17053@macro@DMA_FLAG_FEIF1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_FEIF1_5",
+ "location": {
+ "column": "9",
+ "line": "368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_FEIF1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17104@macro@DMA_FLAG_DMEIF1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_DMEIF1_5",
+ "location": {
+ "column": "9",
+ "line": "369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_DMEIF1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17155@macro@DMA_FLAG_TEIF1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TEIF1_5",
+ "location": {
+ "column": "9",
+ "line": "370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TEIF1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17206@macro@DMA_FLAG_HTIF1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_HTIF1_5",
+ "location": {
+ "column": "9",
+ "line": "371",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_HTIF1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17257@macro@DMA_FLAG_TCIF1_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TCIF1_5",
+ "location": {
+ "column": "9",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TCIF1_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17308@macro@DMA_FLAG_FEIF2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_FEIF2_6",
+ "location": {
+ "column": "9",
+ "line": "373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_FEIF2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17359@macro@DMA_FLAG_DMEIF2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_DMEIF2_6",
+ "location": {
+ "column": "9",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_DMEIF2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17410@macro@DMA_FLAG_TEIF2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TEIF2_6",
+ "location": {
+ "column": "9",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TEIF2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17461@macro@DMA_FLAG_HTIF2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_HTIF2_6",
+ "location": {
+ "column": "9",
+ "line": "376",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_HTIF2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17512@macro@DMA_FLAG_TCIF2_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TCIF2_6",
+ "location": {
+ "column": "9",
+ "line": "377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TCIF2_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17563@macro@DMA_FLAG_FEIF3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_FEIF3_7",
+ "location": {
+ "column": "9",
+ "line": "378",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_FEIF3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17614@macro@DMA_FLAG_DMEIF3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_DMEIF3_7",
+ "location": {
+ "column": "9",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_DMEIF3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17665@macro@DMA_FLAG_TEIF3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TEIF3_7",
+ "location": {
+ "column": "9",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TEIF3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17716@macro@DMA_FLAG_HTIF3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_HTIF3_7",
+ "location": {
+ "column": "9",
+ "line": "381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_HTIF3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@17767@macro@DMA_FLAG_TCIF3_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DMA_FLAG_TCIF3_7",
+ "location": {
+ "column": "9",
+ "line": "382",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "DMA_FLAG_TCIF3_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@18054@macro@__HAL_DMA_RESET_HANDLE_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_RESET_HANDLE_STATE",
+ "location": {
+ "column": "9",
+ "line": "397",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_RESET_HANDLE_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@18783@macro@__HAL_DMA_GET_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_FS",
+ "location": {
+ "column": "9",
+ "line": "411",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@18987@macro@__HAL_DMA_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@19188@macro@__HAL_DMA_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@19486@macro@__HAL_DMA_GET_TC_FLAG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_TC_FLAG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "434",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_TC_FLAG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@20803@macro@__HAL_DMA_GET_HT_FLAG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_HT_FLAG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_HT_FLAG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@22097@macro@__HAL_DMA_GET_TE_FLAG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_TE_FLAG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "474",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_TE_FLAG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@23383@macro@__HAL_DMA_GET_FE_FLAG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_FE_FLAG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_FE_FLAG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@24683@macro@__HAL_DMA_GET_DME_FLAG_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_DME_FLAG_INDEX",
+ "location": {
+ "column": "9",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_DME_FLAG_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@26474@macro@__HAL_DMA_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "542",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@27460@macro@__HAL_DMA_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "560",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@28431@macro@__HAL_DMA_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "577",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@29237@macro@__HAL_DMA_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@30058@macro@__HAL_DMA_GET_IT_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_IT_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "607",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_IT_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@31230@macro@__HAL_DMA_SET_COUNTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_SET_COUNTER",
+ "location": {
+ "column": "9",
+ "line": "628",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_SET_COUNTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@31577@macro@__HAL_DMA_GET_COUNTER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DMA_GET_COUNTER",
+ "location": {
+ "column": "9",
+ "line": "636",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "__HAL_DMA_GET_COUNTER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "653",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "654",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Start",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "663",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Start",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Start_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Start_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Abort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "665",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Abort",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Abort_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_Abort_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_PollForTransfer",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, HAL_DMA_LevelCompleteTypeDef, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_PollForTransfer",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_PollForTransfer",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, HAL_DMA_LevelCompleteTypeDef, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_PollForTransfer",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "668",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_CleanCallbacks",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_CleanCallbacks(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "669",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_CleanCallbacks",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_RegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
+ "location": {
+ "column": "19",
+ "line": "670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_RegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_RegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
+ "location": {
+ "column": "19",
+ "line": "670",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_RegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_UnRegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_UnRegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_UnRegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_UnRegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetState",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "22",
+ "line": "681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_GetState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetState",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "22",
+ "line": "681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_GetState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "22",
+ "line": "682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "22",
+ "line": "682",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "HAL_DMA_GetError",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@35124@macro@IS_DMA_CHANNEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_CHANNEL",
+ "location": {
+ "column": "9",
+ "line": "721",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_CHANNEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@35697@macro@IS_DMA_DIRECTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_DIRECTION",
+ "location": {
+ "column": "9",
+ "line": "731",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_DIRECTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@35941@macro@IS_DMA_BUFFER_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_BUFFER_SIZE",
+ "location": {
+ "column": "9",
+ "line": "735",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_BUFFER_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36020@macro@IS_DMA_PERIPHERAL_INC_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_PERIPHERAL_INC_STATE",
+ "location": {
+ "column": "9",
+ "line": "737",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_PERIPHERAL_INC_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36177@macro@IS_DMA_MEMORY_INC_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_MEMORY_INC_STATE",
+ "location": {
+ "column": "9",
+ "line": "740",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_MEMORY_INC_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36327@macro@IS_DMA_PERIPHERAL_DATA_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_PERIPHERAL_DATA_SIZE",
+ "location": {
+ "column": "9",
+ "line": "743",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_PERIPHERAL_DATA_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36576@macro@IS_DMA_MEMORY_DATA_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_MEMORY_DATA_SIZE",
+ "location": {
+ "column": "9",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_MEMORY_DATA_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36814@macro@IS_DMA_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_MODE",
+ "location": {
+ "column": "9",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@36985@macro@IS_DMA_PRIORITY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_PRIORITY",
+ "location": {
+ "column": "9",
+ "line": "755",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_PRIORITY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@37295@macro@IS_DMA_FIFO_MODE_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_FIFO_MODE_STATE",
+ "location": {
+ "column": "9",
+ "line": "760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_FIFO_MODE_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@37451@macro@IS_DMA_FIFO_THRESHOLD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_FIFO_THRESHOLD",
+ "location": {
+ "column": "9",
+ "line": "763",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_FIFO_THRESHOLD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@37832@macro@IS_DMA_MEMORY_BURST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_MEMORY_BURST",
+ "location": {
+ "column": "9",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_MEMORY_BURST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.h@38121@macro@IS_DMA_PERIPHERAL_BURST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_DMA_PERIPHERAL_BURST",
+ "location": {
+ "column": "9",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma.h"
+ },
+ "name": "IS_DMA_PERIPHERAL_BURST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@922@macro@__STM32F4xx_HAL_FLASH_EX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_FLASH_EX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "__STM32F4xx_HAL_FLASH_EX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@TypeErase",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TypeErase",
+ "location": {
+ "column": "12",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "TypeErase",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@Banks",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Banks",
+ "location": {
+ "column": "12",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "Banks",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@Sector",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Sector",
+ "location": {
+ "column": "12",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "Sector",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@NbSectors",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "NbSectors",
+ "location": {
+ "column": "12",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "NbSectors",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_47_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_EraseInitTypeDef@FI@VoltageRange",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "VoltageRange",
+ "location": {
+ "column": "12",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "VoltageRange",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_47_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FLASH_EraseInitTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FLASH_EraseInitTypeDef",
+ "location": {
+ "column": "3",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_EraseInitTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@OptionType",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "OptionType",
+ "location": {
+ "column": "12",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OptionType",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@WRPState",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "WRPState",
+ "location": {
+ "column": "12",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "WRPState",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@WRPSector",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "WRPSector",
+ "location": {
+ "column": "12",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "WRPSector",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@Banks",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Banks",
+ "location": {
+ "column": "12",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "Banks",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@RDPLevel",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "RDPLevel",
+ "location": {
+ "column": "12",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "RDPLevel",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@BORLevel",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BORLevel",
+ "location": {
+ "column": "12",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "BORLevel",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ },
+ {
+ "ID": "c:@SA@FLASH_OBProgramInitTypeDef@FI@USERConfig",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "USERConfig",
+ "location": {
+ "column": "12",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "USERConfig",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_flash_ex_h_69_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FLASH_OBProgramInitTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct FLASH_OBProgramInitTypeDef",
+ "location": {
+ "column": "3",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_OBProgramInitTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@6804@macro@FLASH_TYPEERASE_SECTORS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEERASE_SECTORS",
+ "location": {
+ "column": "9",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_TYPEERASE_SECTORS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@6894@macro@FLASH_TYPEERASE_MASSERASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TYPEERASE_MASSERASE",
+ "location": {
+ "column": "9",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_TYPEERASE_MASSERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7079@macro@FLASH_VOLTAGE_RANGE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_VOLTAGE_RANGE_1",
+ "location": {
+ "column": "9",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_VOLTAGE_RANGE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7190@macro@FLASH_VOLTAGE_RANGE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_VOLTAGE_RANGE_2",
+ "location": {
+ "column": "9",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_VOLTAGE_RANGE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7301@macro@FLASH_VOLTAGE_RANGE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_VOLTAGE_RANGE_3",
+ "location": {
+ "column": "9",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_VOLTAGE_RANGE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7412@macro@FLASH_VOLTAGE_RANGE_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_VOLTAGE_RANGE_4",
+ "location": {
+ "column": "9",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_VOLTAGE_RANGE_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7610@macro@OB_WRPSTATE_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRPSTATE_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRPSTATE_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7725@macro@OB_WRPSTATE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRPSTATE_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRPSTATE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@7931@macro@OPTIONBYTE_WRP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTIONBYTE_WRP",
+ "location": {
+ "column": "9",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OPTIONBYTE_WRP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8014@macro@OPTIONBYTE_RDP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTIONBYTE_RDP",
+ "location": {
+ "column": "9",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OPTIONBYTE_RDP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8097@macro@OPTIONBYTE_USER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTIONBYTE_USER",
+ "location": {
+ "column": "9",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OPTIONBYTE_USER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8180@macro@OPTIONBYTE_BOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OPTIONBYTE_BOR",
+ "location": {
+ "column": "9",
+ "line": "178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OPTIONBYTE_BOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8387@macro@OB_RDP_LEVEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL_0",
+ "location": {
+ "column": "9",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_RDP_LEVEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8429@macro@OB_RDP_LEVEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL_1",
+ "location": {
+ "column": "9",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_RDP_LEVEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8471@macro@OB_RDP_LEVEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_RDP_LEVEL_2",
+ "location": {
+ "column": "9",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_RDP_LEVEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8779@macro@OB_IWDG_SW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_IWDG_SW",
+ "location": {
+ "column": "9",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_IWDG_SW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@8867@macro@OB_IWDG_HW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_IWDG_HW",
+ "location": {
+ "column": "9",
+ "line": "198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_IWDG_HW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9069@macro@OB_STOP_NO_RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_STOP_NO_RST",
+ "location": {
+ "column": "9",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_STOP_NO_RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9174@macro@OB_STOP_RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_STOP_RST",
+ "location": {
+ "column": "9",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_STOP_RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9395@macro@OB_STDBY_NO_RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_STDBY_NO_RST",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_STDBY_NO_RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9503@macro@OB_STDBY_RST",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_STDBY_RST",
+ "location": {
+ "column": "9",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_STDBY_RST",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9713@macro@OB_BOR_LEVEL3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOR_LEVEL3",
+ "location": {
+ "column": "9",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_BOR_LEVEL3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9812@macro@OB_BOR_LEVEL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOR_LEVEL2",
+ "location": {
+ "column": "9",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_BOR_LEVEL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@9911@macro@OB_BOR_LEVEL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOR_LEVEL1",
+ "location": {
+ "column": "9",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_BOR_LEVEL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@10010@macro@OB_BOR_OFF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_BOR_OFF",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_BOR_OFF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15026@macro@FLASH_LATENCY_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_0",
+ "location": {
+ "column": "9",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15128@macro@FLASH_LATENCY_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_1",
+ "location": {
+ "column": "9",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15230@macro@FLASH_LATENCY_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_2",
+ "location": {
+ "column": "9",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15332@macro@FLASH_LATENCY_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_3",
+ "location": {
+ "column": "9",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15434@macro@FLASH_LATENCY_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_4",
+ "location": {
+ "column": "9",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15536@macro@FLASH_LATENCY_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_5",
+ "location": {
+ "column": "9",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15638@macro@FLASH_LATENCY_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_6",
+ "location": {
+ "column": "9",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@15740@macro@FLASH_LATENCY_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_LATENCY_7",
+ "location": {
+ "column": "9",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_LATENCY_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@17098@macro@FLASH_BANK_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_BANK_1",
+ "location": {
+ "column": "9",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_BANK_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@18220@macro@FLASH_MER_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_MER_BIT",
+ "location": {
+ "column": "9",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_MER_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@21991@macro@FLASH_SECTOR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_0",
+ "location": {
+ "column": "9",
+ "line": "417",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22049@macro@FLASH_SECTOR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_1",
+ "location": {
+ "column": "9",
+ "line": "418",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22107@macro@FLASH_SECTOR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_2",
+ "location": {
+ "column": "9",
+ "line": "419",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22165@macro@FLASH_SECTOR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_3",
+ "location": {
+ "column": "9",
+ "line": "420",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22223@macro@FLASH_SECTOR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_4",
+ "location": {
+ "column": "9",
+ "line": "421",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22281@macro@FLASH_SECTOR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_5",
+ "location": {
+ "column": "9",
+ "line": "422",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22339@macro@FLASH_SECTOR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_6",
+ "location": {
+ "column": "9",
+ "line": "423",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22397@macro@FLASH_SECTOR_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_7",
+ "location": {
+ "column": "9",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22455@macro@FLASH_SECTOR_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_8",
+ "location": {
+ "column": "9",
+ "line": "425",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22513@macro@FLASH_SECTOR_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_9",
+ "location": {
+ "column": "9",
+ "line": "426",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22571@macro@FLASH_SECTOR_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_10",
+ "location": {
+ "column": "9",
+ "line": "427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@22629@macro@FLASH_SECTOR_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_11",
+ "location": {
+ "column": "9",
+ "line": "428",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@29781@macro@OB_WRP_SECTOR_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_0",
+ "location": {
+ "column": "9",
+ "line": "529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@29864@macro@OB_WRP_SECTOR_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_1",
+ "location": {
+ "column": "9",
+ "line": "530",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@29947@macro@OB_WRP_SECTOR_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_2",
+ "location": {
+ "column": "9",
+ "line": "531",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30030@macro@OB_WRP_SECTOR_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_3",
+ "location": {
+ "column": "9",
+ "line": "532",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30113@macro@OB_WRP_SECTOR_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_4",
+ "location": {
+ "column": "9",
+ "line": "533",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30196@macro@OB_WRP_SECTOR_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_5",
+ "location": {
+ "column": "9",
+ "line": "534",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30279@macro@OB_WRP_SECTOR_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_6",
+ "location": {
+ "column": "9",
+ "line": "535",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30362@macro@OB_WRP_SECTOR_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_7",
+ "location": {
+ "column": "9",
+ "line": "536",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30445@macro@OB_WRP_SECTOR_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_8",
+ "location": {
+ "column": "9",
+ "line": "537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30528@macro@OB_WRP_SECTOR_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_9",
+ "location": {
+ "column": "9",
+ "line": "538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30611@macro@OB_WRP_SECTOR_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_10",
+ "location": {
+ "column": "9",
+ "line": "539",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30694@macro@OB_WRP_SECTOR_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_11",
+ "location": {
+ "column": "9",
+ "line": "540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@30777@macro@OB_WRP_SECTOR_All",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OB_WRP_SECTOR_All",
+ "location": {
+ "column": "9",
+ "line": "541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "OB_WRP_SECTOR_All",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "19",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_Erase",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "19",
+ "line": "727",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_Erase",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_Erase_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "728",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_Erase_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBProgram",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_OBProgram",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBProgram",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "729",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_OBProgram",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_OBGetConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "730",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "HAL_FLASHEx_OBGetConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@47133@macro@FLASH_SECTOR_TOTAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_SECTOR_TOTAL",
+ "location": {
+ "column": "9",
+ "line": "775",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_SECTOR_TOTAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@48698@macro@IS_FLASH_TYPEERASE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_TYPEERASE",
+ "location": {
+ "column": "9",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_TYPEERASE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@48854@macro@IS_VOLTAGERANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_VOLTAGERANGE",
+ "location": {
+ "column": "9",
+ "line": "816",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_VOLTAGERANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49142@macro@IS_WRPSTATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_WRPSTATE",
+ "location": {
+ "column": "9",
+ "line": "821",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_WRPSTATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49273@macro@IS_OPTIONBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OPTIONBYTE",
+ "location": {
+ "column": "9",
+ "line": "824",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OPTIONBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49382@macro@IS_OB_RDP_LEVEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_RDP_LEVEL",
+ "location": {
+ "column": "9",
+ "line": "826",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_RDP_LEVEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49576@macro@IS_OB_IWDG_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_IWDG_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_IWDG_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49668@macro@IS_OB_STOP_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_STOP_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_STOP_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49765@macro@IS_OB_STDBY_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_STDBY_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "834",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_STDBY_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@49865@macro@IS_OB_BOR_LEVEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_BOR_LEVEL",
+ "location": {
+ "column": "9",
+ "line": "836",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_BOR_LEVEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@53780@macro@IS_FLASH_LATENCY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_LATENCY",
+ "location": {
+ "column": "9",
+ "line": "888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_LATENCY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@55457@macro@IS_FLASH_BANK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_BANK",
+ "location": {
+ "column": "9",
+ "line": "910",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_BANK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@58380@macro@IS_FLASH_SECTOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_SECTOR",
+ "location": {
+ "column": "9",
+ "line": "942",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_SECTOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@60426@macro@IS_FLASH_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "969",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@60626@macro@IS_FLASH_NBSECTORS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FLASH_NBSECTORS",
+ "location": {
+ "column": "9",
+ "line": "972",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_FLASH_NBSECTORS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.h@61383@macro@IS_OB_WRP_SECTOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_OB_WRP_SECTOR",
+ "location": {
+ "column": "9",
+ "line": "983",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "IS_OB_WRP_SECTOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_Erase_Sector",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Erase_Sector(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "1046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_Erase_Sector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_Erase_Sector",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Erase_Sector(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "1046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_Erase_Sector",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_FlushCaches",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_FlushCaches(void)",
+ "location": {
+ "column": "6",
+ "line": "1047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_FlushCaches",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_FlushCaches",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_FlushCaches(void)",
+ "location": {
+ "column": "6",
+ "line": "1047",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ex.h"
+ },
+ "name": "FLASH_FlushCaches",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskCreateHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskCreateHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskCreateHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskDelHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskDelHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "125",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskDelHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskIdleHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskIdleHook(void)",
+ "location": {
+ "column": "7",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskIdleHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskStatHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskStatHook(void)",
+ "location": {
+ "column": "7",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskStatHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskReturnHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskReturnHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskReturnHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TaskSwHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TaskSwHook(void)",
+ "location": {
+ "column": "7",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TaskSwHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TCBInitHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TCBInitHook(OS_TCB *)",
+ "location": {
+ "column": "7",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TCBInitHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@App_TimeTickHook",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void App_TimeTickHook(void)",
+ "location": {
+ "column": "7",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_hooks.c"
+ },
+ "name": "App_TimeTickHook",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@313@macro@APP_CFG_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_CFG_H",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_CFG_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@332@macro@CPU_CFG_KA_IPL_BOUNDARY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CPU_CFG_KA_IPL_BOUNDARY",
+ "location": {
+ "column": "9",
+ "line": "14",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "CPU_CFG_KA_IPL_BOUNDARY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@381@macro@CPU_CFG_NVIC_PRIO_BITS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CPU_CFG_NVIC_PRIO_BITS",
+ "location": {
+ "column": "9",
+ "line": "15",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "CPU_CFG_NVIC_PRIO_BITS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@431@macro@APP_TASK_MODBUS_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_MODBUS_PRIO",
+ "location": {
+ "column": "9",
+ "line": "17",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_MODBUS_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@480@macro@APP_TASK_START_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_START_PRIO",
+ "location": {
+ "column": "9",
+ "line": "18",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_START_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@529@macro@APP_TASK_T35_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_T35_PRIO",
+ "location": {
+ "column": "9",
+ "line": "19",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_T35_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@649@macro@OS_TASK_TMR_PRIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_TASK_TMR_PRIO",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "OS_TASK_TMR_PRIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@716@macro@APP_TASK_START_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_START_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "24",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_START_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@767@macro@APP_TASK_MODBUS_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_MODBUS_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_MODBUS_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@818@macro@APP_TASK_T35_STK_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_TASK_T35_STK_SIZE",
+ "location": {
+ "column": "9",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_TASK_T35_STK_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@870@macro@APP_MODBUS_BAUD_RATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_BAUD_RATE",
+ "location": {
+ "column": "9",
+ "line": "28",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_BAUD_RATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@924@macro@APP_MODBUS_T35_TICKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_T35_TICKS",
+ "location": {
+ "column": "9",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_T35_TICKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@973@macro@APP_MODBUS_T35_CHECK_TICKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_T35_CHECK_TICKS",
+ "location": {
+ "column": "9",
+ "line": "30",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_T35_CHECK_TICKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1022@macro@APP_MODBUS_STATUS_UPDATE_TICKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_STATUS_UPDATE_TICKS",
+ "location": {
+ "column": "9",
+ "line": "31",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_STATUS_UPDATE_TICKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1073@macro@APP_MODBUS_LINK_TIMEOUT_TICKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_LINK_TIMEOUT_TICKS",
+ "location": {
+ "column": "9",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_LINK_TIMEOUT_TICKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1125@macro@APP_MODBUS_TX_TIMEOUT_TICKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_TX_TIMEOUT_TICKS",
+ "location": {
+ "column": "9",
+ "line": "33",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_TX_TIMEOUT_TICKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1177@macro@APP_MODBUS_OUTPUT_COIL_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_OUTPUT_COIL_COUNT",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_OUTPUT_COIL_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1227@macro@APP_MODBUS_REG_LINK_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_LINK_STATE",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_LINK_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1276@macro@APP_MODBUS_REG_RX_FRAME_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_RX_FRAME_COUNT",
+ "location": {
+ "column": "9",
+ "line": "38",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_RX_FRAME_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1325@macro@APP_MODBUS_REG_TX_FRAME_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_TX_FRAME_COUNT",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_TX_FRAME_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1374@macro@APP_MODBUS_REG_ERROR_COUNT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_ERROR_COUNT",
+ "location": {
+ "column": "9",
+ "line": "40",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_ERROR_COUNT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1423@macro@APP_MODBUS_REG_SYSTEM_TICK_LOW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_SYSTEM_TICK_LOW",
+ "location": {
+ "column": "9",
+ "line": "41",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_SYSTEM_TICK_LOW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1472@macro@APP_MODBUS_REG_SYSTEM_TICK_HIGH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_SYSTEM_TICK_HIGH",
+ "location": {
+ "column": "9",
+ "line": "42",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_SYSTEM_TICK_HIGH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1521@macro@APP_MODBUS_REG_LAST_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_LAST_STATUS",
+ "location": {
+ "column": "9",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_LAST_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1570@macro@APP_MODBUS_REG_LAST_FRAME_LENGTH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_REG_LAST_FRAME_LENGTH",
+ "location": {
+ "column": "9",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_REG_LAST_FRAME_LENGTH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1620@macro@APP_MODBUS_LINK_DISCONNECTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_LINK_DISCONNECTED",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_LINK_DISCONNECTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:app_cfg.h@1669@macro@APP_MODBUS_LINK_CONNECTED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "APP_MODBUS_LINK_CONNECTED",
+ "location": {
+ "column": "9",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Cfg\\app_cfg.h"
+ },
+ "name": "APP_MODBUS_LINK_CONNECTED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@1030@macro@__STM32F4xx_HAL_CONF_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_CONF_H",
+ "location": {
+ "column": "9",
+ "line": "24",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "__STM32F4xx_HAL_CONF_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@1437@macro@HAL_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@2570@macro@HAL_UART_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_UART_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_UART_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3273@macro@HAL_GPIO_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_GPIO_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_GPIO_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3306@macro@HAL_EXTI_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_EXTI_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_EXTI_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3339@macro@HAL_DMA_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_DMA_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_DMA_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3371@macro@HAL_RCC_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_RCC_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_RCC_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3403@macro@HAL_FLASH_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_FLASH_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_FLASH_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3437@macro@HAL_PWR_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_PWR_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_PWR_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3469@macro@HAL_CORTEX_MODULE_ENABLED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_CORTEX_MODULE_ENABLED",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HAL_CORTEX_MODULE_ENABLED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@3892@macro@HSE_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSE_VALUE",
+ "location": {
+ "column": "11",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HSE_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@4036@macro@HSE_STARTUP_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSE_STARTUP_TIMEOUT",
+ "location": {
+ "column": "11",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HSE_STARTUP_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@4417@macro@HSI_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HSI_VALUE",
+ "location": {
+ "column": "11",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "HSI_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@4627@macro@LSI_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSI_VALUE",
+ "location": {
+ "column": "10",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "LSI_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@5058@macro@LSE_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSE_VALUE",
+ "location": {
+ "column": "10",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "LSE_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@5210@macro@LSE_STARTUP_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LSE_STARTUP_TIMEOUT",
+ "location": {
+ "column": "11",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "LSE_STARTUP_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@5594@macro@EXTERNAL_CLOCK_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTERNAL_CLOCK_VALUE",
+ "location": {
+ "column": "11",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "EXTERNAL_CLOCK_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6039@macro@VDD_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VDD_VALUE",
+ "location": {
+ "column": "10",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "VDD_VALUE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6099@macro@TICK_INT_PRIORITY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "TICK_INT_PRIORITY",
+ "location": {
+ "column": "10",
+ "line": "150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "TICK_INT_PRIORITY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6175@macro@USE_RTOS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_RTOS",
+ "location": {
+ "column": "10",
+ "line": "151",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_RTOS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6217@macro@PREFETCH_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PREFETCH_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "152",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PREFETCH_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6259@macro@INSTRUCTION_CACHE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "INSTRUCTION_CACHE_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "153",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "INSTRUCTION_CACHE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6301@macro@DATA_CACHE_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DATA_CACHE_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "154",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "DATA_CACHE_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6345@macro@USE_HAL_ADC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_ADC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_ADC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6440@macro@USE_HAL_CAN_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_CAN_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_CAN_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6535@macro@USE_HAL_CEC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_CEC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_CEC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6630@macro@USE_HAL_CRYP_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_CRYP_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "159",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_CRYP_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6725@macro@USE_HAL_DAC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_DAC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_DAC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6820@macro@USE_HAL_DCMI_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_DCMI_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "161",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_DCMI_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@6915@macro@USE_HAL_DFSDM_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_DFSDM_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_DFSDM_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7010@macro@USE_HAL_DMA2D_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_DMA2D_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_DMA2D_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7105@macro@USE_HAL_DSI_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_DSI_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_DSI_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7200@macro@USE_HAL_ETH_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_ETH_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_ETH_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7295@macro@USE_HAL_HASH_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_HASH_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_HASH_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7390@macro@USE_HAL_HCD_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_HCD_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_HCD_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7485@macro@USE_HAL_I2C_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_I2C_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_I2C_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7580@macro@USE_HAL_FMPI2C_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_FMPI2C_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_FMPI2C_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7675@macro@USE_HAL_FMPSMBUS_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_FMPSMBUS_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "170",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_FMPSMBUS_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7770@macro@USE_HAL_I2S_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_I2S_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_I2S_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7865@macro@USE_HAL_IRDA_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_IRDA_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_IRDA_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@7960@macro@USE_HAL_LPTIM_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_LPTIM_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_LPTIM_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8055@macro@USE_HAL_LTDC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_LTDC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_LTDC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8150@macro@USE_HAL_MMC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_MMC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_MMC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8245@macro@USE_HAL_NAND_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_NAND_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_NAND_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8340@macro@USE_HAL_NOR_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_NOR_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_NOR_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8435@macro@USE_HAL_PCCARD_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_PCCARD_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "178",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_PCCARD_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8530@macro@USE_HAL_PCD_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_PCD_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "179",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_PCD_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8625@macro@USE_HAL_QSPI_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_QSPI_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "180",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_QSPI_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8720@macro@USE_HAL_RNG_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_RNG_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_RNG_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8815@macro@USE_HAL_RTC_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_RTC_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_RTC_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@8910@macro@USE_HAL_SAI_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SAI_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "183",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SAI_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9005@macro@USE_HAL_SD_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SD_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SD_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9100@macro@USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SMARTCARD_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9195@macro@USE_HAL_SDRAM_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SDRAM_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SDRAM_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9290@macro@USE_HAL_SRAM_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SRAM_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SRAM_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9385@macro@USE_HAL_SPDIFRX_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SPDIFRX_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SPDIFRX_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9480@macro@USE_HAL_SMBUS_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SMBUS_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SMBUS_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9575@macro@USE_HAL_SPI_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_SPI_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_SPI_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9670@macro@USE_HAL_TIM_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_TIM_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_TIM_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9765@macro@USE_HAL_UART_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_UART_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_UART_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9860@macro@USE_HAL_USART_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_USART_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_USART_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@9955@macro@USE_HAL_WWDG_REGISTER_CALLBACKS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_HAL_WWDG_REGISTER_CALLBACKS",
+ "location": {
+ "column": "10",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_HAL_WWDG_REGISTER_CALLBACKS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10511@macro@MAC_ADDR0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR0",
+ "location": {
+ "column": "9",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10535@macro@MAC_ADDR1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR1",
+ "location": {
+ "column": "9",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10559@macro@MAC_ADDR2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR2",
+ "location": {
+ "column": "9",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10583@macro@MAC_ADDR3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR3",
+ "location": {
+ "column": "9",
+ "line": "211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10607@macro@MAC_ADDR4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR4",
+ "location": {
+ "column": "9",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10631@macro@MAC_ADDR5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MAC_ADDR5",
+ "location": {
+ "column": "9",
+ "line": "213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "MAC_ADDR5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10721@macro@ETH_RX_BUF_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_RX_BUF_SIZE",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "ETH_RX_BUF_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10825@macro@ETH_TX_BUF_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_TX_BUF_SIZE",
+ "location": {
+ "column": "9",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "ETH_TX_BUF_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@10929@macro@ETH_RXBUFNB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_RXBUFNB",
+ "location": {
+ "column": "9",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "ETH_RXBUFNB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11022@macro@ETH_TXBUFNB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ETH_TXBUFNB",
+ "location": {
+ "column": "9",
+ "line": "219",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "ETH_TXBUFNB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11197@macro@DP83848_PHY_ADDRESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DP83848_PHY_ADDRESS",
+ "location": {
+ "column": "9",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "DP83848_PHY_ADDRESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11315@macro@PHY_RESET_DELAY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_RESET_DELAY",
+ "location": {
+ "column": "9",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_RESET_DELAY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11399@macro@PHY_CONFIG_DELAY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_CONFIG_DELAY",
+ "location": {
+ "column": "9",
+ "line": "228",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_CONFIG_DELAY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11454@macro@PHY_READ_TO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_READ_TO",
+ "location": {
+ "column": "9",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_READ_TO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11507@macro@PHY_WRITE_TO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_WRITE_TO",
+ "location": {
+ "column": "9",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_WRITE_TO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11603@macro@PHY_BCR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_BCR",
+ "location": {
+ "column": "9",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_BCR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11712@macro@PHY_BSR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_BSR",
+ "location": {
+ "column": "9",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_BSR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11823@macro@PHY_RESET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_RESET",
+ "location": {
+ "column": "9",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11903@macro@PHY_LOOPBACK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_LOOPBACK",
+ "location": {
+ "column": "9",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_LOOPBACK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@11995@macro@PHY_FULLDUPLEX_100M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_FULLDUPLEX_100M",
+ "location": {
+ "column": "9",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_FULLDUPLEX_100M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12102@macro@PHY_HALFDUPLEX_100M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_HALFDUPLEX_100M",
+ "location": {
+ "column": "9",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_HALFDUPLEX_100M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12209@macro@PHY_FULLDUPLEX_10M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_FULLDUPLEX_10M",
+ "location": {
+ "column": "9",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_FULLDUPLEX_10M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12316@macro@PHY_HALFDUPLEX_10M",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_HALFDUPLEX_10M",
+ "location": {
+ "column": "9",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_HALFDUPLEX_10M",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12423@macro@PHY_AUTONEGOTIATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_AUTONEGOTIATION",
+ "location": {
+ "column": "9",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_AUTONEGOTIATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12530@macro@PHY_RESTART_AUTONEGOTIATION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_RESTART_AUTONEGOTIATION",
+ "location": {
+ "column": "9",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_RESTART_AUTONEGOTIATION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12637@macro@PHY_POWERDOWN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_POWERDOWN",
+ "location": {
+ "column": "9",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_POWERDOWN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12744@macro@PHY_ISOLATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_ISOLATE",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_ISOLATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12853@macro@PHY_AUTONEGO_COMPLETE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_AUTONEGO_COMPLETE",
+ "location": {
+ "column": "9",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_AUTONEGO_COMPLETE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@12960@macro@PHY_LINKED_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_LINKED_STATUS",
+ "location": {
+ "column": "9",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_LINKED_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@13067@macro@PHY_JABBER_DETECTION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_JABBER_DETECTION",
+ "location": {
+ "column": "9",
+ "line": "251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_JABBER_DETECTION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@13217@macro@PHY_SR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_SR",
+ "location": {
+ "column": "9",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_SR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@13337@macro@PHY_SPEED_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_SPEED_STATUS",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_SPEED_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@13455@macro@PHY_DUPLEX_STATUS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PHY_DUPLEX_STATUS",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "PHY_DUPLEX_STATUS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@13825@macro@USE_SPI_CRC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "USE_SPI_CRC",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "USE_SPI_CRC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_conf.h@19938@macro@assert_param",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "assert_param",
+ "location": {
+ "column": "11",
+ "line": "483",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_hal_conf.h"
+ },
+ "name": "assert_param",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@900@macro@STM32f4xx_HAL_EXTI_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "STM32f4xx_HAL_EXTI_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "STM32f4xx_HAL_EXTI_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@EXTI_CallbackIDTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@EXTI_CallbackIDTypeDef@HAL_EXTI_COMMON_CB_ID",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_EXTI_COMMON_CB_ID",
+ "location": {
+ "column": "3",
+ "line": "47",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_COMMON_CB_ID",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@EXTI_CallbackIDTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum EXTI_CallbackIDTypeDef",
+ "location": {
+ "column": "3",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_CallbackIDTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@EXTI_HandleTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@EXTI_HandleTypeDef@FI@Line",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Line",
+ "location": {
+ "column": "12",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "Line",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_53_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_HandleTypeDef@FI@PendingCallback",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PendingCallback",
+ "location": {
+ "column": "11",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "PendingCallback",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_53_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@EXTI_HandleTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct EXTI_HandleTypeDef",
+ "location": {
+ "column": "3",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_HandleTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@EXTI_ConfigTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Line",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Line",
+ "location": {
+ "column": "12",
+ "line": "64",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "Line",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_62_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Mode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Mode",
+ "location": {
+ "column": "12",
+ "line": "66",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "Mode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_62_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_ConfigTypeDef@FI@Trigger",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Trigger",
+ "location": {
+ "column": "12",
+ "line": "68",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "Trigger",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_62_9"
+ },
+ {
+ "ID": "c:@SA@EXTI_ConfigTypeDef@FI@GPIOSel",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "GPIOSel",
+ "location": {
+ "column": "12",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "GPIOSel",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_exti_h_62_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@EXTI_ConfigTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct EXTI_ConfigTypeDef",
+ "location": {
+ "column": "3",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_ConfigTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@2705@macro@EXTI_LINE_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_0",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@2812@macro@EXTI_LINE_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_1",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@2919@macro@EXTI_LINE_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_2",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3026@macro@EXTI_LINE_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_3",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3133@macro@EXTI_LINE_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_4",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3240@macro@EXTI_LINE_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_5",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3347@macro@EXTI_LINE_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_6",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3454@macro@EXTI_LINE_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_7",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3561@macro@EXTI_LINE_8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_8",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3668@macro@EXTI_LINE_9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_9",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3775@macro@EXTI_LINE_10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_10",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3883@macro@EXTI_LINE_11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_11",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@3991@macro@EXTI_LINE_12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_12",
+ "location": {
+ "column": "9",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4099@macro@EXTI_LINE_13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_13",
+ "location": {
+ "column": "9",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4207@macro@EXTI_LINE_14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_14",
+ "location": {
+ "column": "9",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4315@macro@EXTI_LINE_15",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_15",
+ "location": {
+ "column": "9",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_15",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4423@macro@EXTI_LINE_16",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_16",
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_16",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4559@macro@EXTI_LINE_17",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_17",
+ "location": {
+ "column": "9",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_17",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@4728@macro@EXTI_LINE_18",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_18",
+ "location": {
+ "column": "9",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_18",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@5070@macro@EXTI_LINE_19",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_19",
+ "location": {
+ "column": "9",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_19",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@5397@macro@EXTI_LINE_20",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_20",
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_20",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@5718@macro@EXTI_LINE_21",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_21",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_21",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@5876@macro@EXTI_LINE_22",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_22",
+ "location": {
+ "column": "9",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_22",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6298@macro@EXTI_MODE_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE_NONE",
+ "location": {
+ "column": "9",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_MODE_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6355@macro@EXTI_MODE_INTERRUPT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE_INTERRUPT",
+ "location": {
+ "column": "9",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_MODE_INTERRUPT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6412@macro@EXTI_MODE_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE_EVENT",
+ "location": {
+ "column": "9",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_MODE_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6548@macro@EXTI_TRIGGER_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_TRIGGER_NONE",
+ "location": {
+ "column": "9",
+ "line": "144",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_TRIGGER_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6605@macro@EXTI_TRIGGER_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_TRIGGER_RISING",
+ "location": {
+ "column": "9",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_TRIGGER_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6662@macro@EXTI_TRIGGER_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_TRIGGER_FALLING",
+ "location": {
+ "column": "9",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_TRIGGER_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6719@macro@EXTI_TRIGGER_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_TRIGGER_RISING_FALLING",
+ "location": {
+ "column": "9",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_TRIGGER_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6898@macro@EXTI_GPIOA",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOA",
+ "location": {
+ "column": "9",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOA",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@6955@macro@EXTI_GPIOB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOB",
+ "location": {
+ "column": "9",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7012@macro@EXTI_GPIOC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOC",
+ "location": {
+ "column": "9",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7090@macro@EXTI_GPIOD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOD",
+ "location": {
+ "column": "9",
+ "line": "160",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7188@macro@EXTI_GPIOE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOE",
+ "location": {
+ "column": "9",
+ "line": "163",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7286@macro@EXTI_GPIOF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOF",
+ "location": {
+ "column": "9",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7384@macro@EXTI_GPIOG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOG",
+ "location": {
+ "column": "9",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7482@macro@EXTI_GPIOH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOH",
+ "location": {
+ "column": "9",
+ "line": "172",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@7580@macro@EXTI_GPIOI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIOI",
+ "location": {
+ "column": "9",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIOI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8283@macro@EXTI_PROPERTY_SHIFT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PROPERTY_SHIFT",
+ "location": {
+ "column": "9",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_PROPERTY_SHIFT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8333@macro@EXTI_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8410@macro@EXTI_GPIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_GPIO",
+ "location": {
+ "column": "9",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_GPIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8503@macro@EXTI_RESERVED",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_RESERVED",
+ "location": {
+ "column": "9",
+ "line": "211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_RESERVED",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8580@macro@EXTI_PROPERTY_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PROPERTY_MASK",
+ "location": {
+ "column": "9",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_PROPERTY_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8692@macro@EXTI_PIN_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_PIN_MASK",
+ "location": {
+ "column": "9",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_PIN_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8812@macro@EXTI_MODE_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_MODE_MASK",
+ "location": {
+ "column": "9",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_MODE_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@8959@macro@EXTI_TRIGGER_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_TRIGGER_MASK",
+ "location": {
+ "column": "9",
+ "line": "227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_TRIGGER_MASK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@9177@macro@EXTI_LINE_NB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EXTI_LINE_NB",
+ "location": {
+ "column": "9",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "EXTI_LINE_NB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@9429@macro@IS_EXTI_LINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_LINE",
+ "location": {
+ "column": "9",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_LINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@9893@macro@IS_EXTI_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_MODE",
+ "location": {
+ "column": "9",
+ "line": "251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@10088@macro@IS_EXTI_TRIGGER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_TRIGGER",
+ "location": {
+ "column": "9",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_TRIGGER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@10187@macro@IS_EXTI_PENDING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_PENDING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "256",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_PENDING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@10284@macro@IS_EXTI_CONFIG_LINE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_CONFIG_LINE",
+ "location": {
+ "column": "9",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_CONFIG_LINE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@12179@macro@IS_EXTI_GPIO_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_GPIO_PORT",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_GPIO_PORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.h@13680@macro@IS_EXTI_GPIO_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_EXTI_GPIO_PIN",
+ "location": {
+ "column": "9",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "IS_EXTI_GPIO_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_SetConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_SetConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_SetConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_SetConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_ClearConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearConfigLine",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "329",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_ClearConfigLine",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_RegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
+ "location": {
+ "column": "19",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_RegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_RegisterCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
+ "location": {
+ "column": "19",
+ "line": "330",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_RegisterCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetHandle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetHandle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetHandle",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetHandle",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetPending",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetPending",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetPending",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "342",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GetPending",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearPending",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_ClearPending",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearPending",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "343",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_ClearPending",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GenerateSWI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GenerateSWI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GenerateSWI",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "344",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_exti.h"
+ },
+ "name": "HAL_EXTI_GenerateSWI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Config_Full.h@105@macro@_DLIB_CONFIG_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_CONFIG_H",
+ "location": {
+ "column": "9",
+ "line": "5",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+ },
+ "name": "_DLIB_CONFIG_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Config_Full.h@221@macro@_DLIB_FULL_LOCALE_SUPPORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_FULL_LOCALE_SUPPORT",
+ "location": {
+ "column": "9",
+ "line": "12",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+ },
+ "name": "_DLIB_FULL_LOCALE_SUPPORT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Config_Full.h@300@macro@_DLIB_FILE_DESCRIPTOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_FILE_DESCRIPTOR",
+ "location": {
+ "column": "9",
+ "line": "15",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+ },
+ "name": "_DLIB_FILE_DESCRIPTOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Config_Full.h@372@macro@_DLIB_FORMATTED_MULTIBYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_FORMATTED_MULTIBYTE",
+ "location": {
+ "column": "9",
+ "line": "18",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+ },
+ "name": "_DLIB_FORMATTED_MULTIBYTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:DLib_Config_Full.h@460@macro@_DLIB_STRTOD_HEX_FLOAT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_DLIB_STRTOD_HEX_FLOAT",
+ "location": {
+ "column": "9",
+ "line": "21",
+ "path": "E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+ },
+ "name": "_DLIB_STRTOD_HEX_FLOAT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@951@macro@__STM32F4xx_HAL_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_H",
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__STM32F4xx_HAL_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_TickFreqTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_10HZ",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_TICK_FREQ_10HZ",
+ "location": {
+ "column": "3",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_TICK_FREQ_10HZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_100HZ",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_TICK_FREQ_100HZ",
+ "location": {
+ "column": "3",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_TICK_FREQ_100HZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_1KHZ",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_TICK_FREQ_1KHZ",
+ "location": {
+ "column": "3",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_TICK_FREQ_1KHZ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_TickFreqTypeDef@HAL_TICK_FREQ_DEFAULT",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "HAL_TICK_FREQ_DEFAULT",
+ "location": {
+ "column": "3",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_TICK_FREQ_DEFAULT",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@HAL_TickFreqTypeDef",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum HAL_TickFreqTypeDef",
+ "location": {
+ "column": "3",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_TickFreqTypeDef",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@1998@macro@__HAL_DBGMCU_FREEZE_TIM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM2",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2095@macro@__HAL_DBGMCU_FREEZE_TIM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM3",
+ "location": {
+ "column": "9",
+ "line": "73",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2192@macro@__HAL_DBGMCU_FREEZE_TIM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM4",
+ "location": {
+ "column": "9",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2289@macro@__HAL_DBGMCU_FREEZE_TIM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM5",
+ "location": {
+ "column": "9",
+ "line": "75",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2386@macro@__HAL_DBGMCU_FREEZE_TIM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM6",
+ "location": {
+ "column": "9",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2483@macro@__HAL_DBGMCU_FREEZE_TIM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM7",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2580@macro@__HAL_DBGMCU_FREEZE_TIM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM12",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2678@macro@__HAL_DBGMCU_FREEZE_TIM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM13",
+ "location": {
+ "column": "9",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2776@macro@__HAL_DBGMCU_FREEZE_TIM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM14",
+ "location": {
+ "column": "9",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2874@macro@__HAL_DBGMCU_FREEZE_RTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_RTC",
+ "location": {
+ "column": "9",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_RTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@2970@macro@__HAL_DBGMCU_FREEZE_WWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_WWDG",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_WWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3067@macro@__HAL_DBGMCU_FREEZE_IWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_IWDG",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_IWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3164@macro@__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3270@macro@__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "85",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3376@macro@__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "86",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3482@macro@__HAL_DBGMCU_FREEZE_CAN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_CAN1",
+ "location": {
+ "column": "9",
+ "line": "87",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_CAN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3579@macro@__HAL_DBGMCU_FREEZE_CAN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_CAN2",
+ "location": {
+ "column": "9",
+ "line": "88",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_CAN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3676@macro@__HAL_DBGMCU_FREEZE_TIM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM1",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3773@macro@__HAL_DBGMCU_FREEZE_TIM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM8",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3870@macro@__HAL_DBGMCU_FREEZE_TIM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM9",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@3967@macro@__HAL_DBGMCU_FREEZE_TIM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM10",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4065@macro@__HAL_DBGMCU_FREEZE_TIM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_FREEZE_TIM11",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_FREEZE_TIM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4165@macro@__HAL_DBGMCU_UNFREEZE_TIM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM2",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4265@macro@__HAL_DBGMCU_UNFREEZE_TIM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM3",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4365@macro@__HAL_DBGMCU_UNFREEZE_TIM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM4",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4465@macro@__HAL_DBGMCU_UNFREEZE_TIM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM5",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4565@macro@__HAL_DBGMCU_UNFREEZE_TIM6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM6",
+ "location": {
+ "column": "9",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4665@macro@__HAL_DBGMCU_UNFREEZE_TIM7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM7",
+ "location": {
+ "column": "9",
+ "line": "100",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4765@macro@__HAL_DBGMCU_UNFREEZE_TIM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM12",
+ "location": {
+ "column": "9",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4866@macro@__HAL_DBGMCU_UNFREEZE_TIM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM13",
+ "location": {
+ "column": "9",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@4967@macro@__HAL_DBGMCU_UNFREEZE_TIM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM14",
+ "location": {
+ "column": "9",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5068@macro@__HAL_DBGMCU_UNFREEZE_RTC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_RTC",
+ "location": {
+ "column": "9",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_RTC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5167@macro@__HAL_DBGMCU_UNFREEZE_WWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_WWDG",
+ "location": {
+ "column": "9",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_WWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5267@macro@__HAL_DBGMCU_UNFREEZE_IWDG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_IWDG",
+ "location": {
+ "column": "9",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_IWDG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5367@macro@__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5476@macro@__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5585@macro@__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT",
+ "location": {
+ "column": "9",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5694@macro@__HAL_DBGMCU_UNFREEZE_CAN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_CAN1",
+ "location": {
+ "column": "9",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_CAN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5794@macro@__HAL_DBGMCU_UNFREEZE_CAN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_CAN2",
+ "location": {
+ "column": "9",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_CAN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5894@macro@__HAL_DBGMCU_UNFREEZE_TIM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM1",
+ "location": {
+ "column": "9",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@5994@macro@__HAL_DBGMCU_UNFREEZE_TIM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM8",
+ "location": {
+ "column": "9",
+ "line": "113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6094@macro@__HAL_DBGMCU_UNFREEZE_TIM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM9",
+ "location": {
+ "column": "9",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6194@macro@__HAL_DBGMCU_UNFREEZE_TIM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM10",
+ "location": {
+ "column": "9",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6295@macro@__HAL_DBGMCU_UNFREEZE_TIM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_DBGMCU_UNFREEZE_TIM11",
+ "location": {
+ "column": "9",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_DBGMCU_UNFREEZE_TIM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6456@macro@__HAL_SYSCFG_REMAPMEMORY_FLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SYSCFG_REMAPMEMORY_FLASH",
+ "location": {
+ "column": "9",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_SYSCFG_REMAPMEMORY_FLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6618@macro@__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH",
+ "location": {
+ "column": "9",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@6949@macro@__HAL_SYSCFG_REMAPMEMORY_SRAM",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SYSCFG_REMAPMEMORY_SRAM",
+ "location": {
+ "column": "9",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_SYSCFG_REMAPMEMORY_SRAM",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@7402@macro@__HAL_SYSCFG_REMAPMEMORY_FSMC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_SYSCFG_REMAPMEMORY_FSMC",
+ "location": {
+ "column": "9",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "__HAL_SYSCFG_REMAPMEMORY_FSMC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.h@10093@macro@IS_TICKFREQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_TICKFREQ",
+ "location": {
+ "column": "9",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "IS_TICKFREQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTick",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTick",
+ "location": {
+ "column": "22",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "uwTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickPrio",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTickPrio",
+ "location": {
+ "column": "17",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "uwTickPrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickPrio",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTickPrio",
+ "location": {
+ "column": "17",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "uwTickPrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickFreq",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTickFreq",
+ "location": {
+ "column": "28",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "uwTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickFreq",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTickFreq",
+ "location": {
+ "column": "28",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "uwTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_Init(void)",
+ "location": {
+ "column": "19",
+ "line": "220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Init",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_Init(void)",
+ "location": {
+ "column": "19",
+ "line": "220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_Init",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MspInit(void)",
+ "location": {
+ "column": "6",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MspInit(void)",
+ "location": {
+ "column": "6",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MspInit(void)",
+ "location": {
+ "column": "6",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_MspInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspDeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MspDeInit(void)",
+ "location": {
+ "column": "6",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_MspDeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspDeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MspDeInit(void)",
+ "location": {
+ "column": "6",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_MspDeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_InitTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_InitTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_InitTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_InitTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_IncTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_IncTick(void)",
+ "location": {
+ "column": "6",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_IncTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_IncTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_IncTick(void)",
+ "location": {
+ "column": "6",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_IncTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Delay",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_Delay(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_Delay",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Delay",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_Delay(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_Delay",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetTick(void)",
+ "location": {
+ "column": "10",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetTick(void)",
+ "location": {
+ "column": "10",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickPrio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetTickPrio(void)",
+ "location": {
+ "column": "10",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTickPrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickPrio",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetTickPrio(void)",
+ "location": {
+ "column": "10",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTickPrio",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SetTickFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_SetTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SetTickFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_SetTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
+ "location": {
+ "column": "21",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickFreq",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
+ "location": {
+ "column": "21",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetTickFreq",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SuspendTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SuspendTick(void)",
+ "location": {
+ "column": "6",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_SuspendTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SuspendTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SuspendTick(void)",
+ "location": {
+ "column": "6",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_SuspendTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_ResumeTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_ResumeTick(void)",
+ "location": {
+ "column": "6",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_ResumeTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_ResumeTick",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_ResumeTick(void)",
+ "location": {
+ "column": "6",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_ResumeTick",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetHalVersion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetHalVersion(void)",
+ "location": {
+ "column": "10",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetHalVersion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetHalVersion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetHalVersion(void)",
+ "location": {
+ "column": "10",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetHalVersion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetREVID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetREVID(void)",
+ "location": {
+ "column": "10",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetREVID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetREVID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetREVID(void)",
+ "location": {
+ "column": "10",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetREVID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetDEVID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetDEVID(void)",
+ "location": {
+ "column": "10",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetDEVID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetDEVID",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetDEVID(void)",
+ "location": {
+ "column": "10",
+ "line": "243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetDEVID",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGSleepMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStopMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStandbyMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EnableCompensationCell",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EnableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_EnableCompensationCell",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EnableCompensationCell",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_EnableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_EnableCompensationCell",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DisableCompensationCell",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DisableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DisableCompensationCell",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DisableCompensationCell",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_DisableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "251",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_DisableCompensationCell",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw0",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw0(void)",
+ "location": {
+ "column": "10",
+ "line": "252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw0",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw0(void)",
+ "location": {
+ "column": "10",
+ "line": "252",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw1",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw1(void)",
+ "location": {
+ "column": "10",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw1",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw1(void)",
+ "location": {
+ "column": "10",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw2(void)",
+ "location": {
+ "column": "10",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw2",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_GetUIDw2(void)",
+ "location": {
+ "column": "10",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal.h"
+ },
+ "name": "HAL_GetUIDw2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@900@macro@__STM32F4xx_HAL_PWR_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_PWR_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__STM32F4xx_HAL_PWR_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@PWR_PVDTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@PWR_PVDTypeDef@FI@PVDLevel",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "PVDLevel",
+ "location": {
+ "column": "12",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PVDLevel",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_pwr_h_48_9"
+ },
+ {
+ "ID": "c:@SA@PWR_PVDTypeDef@FI@Mode",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Mode",
+ "location": {
+ "column": "12",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "Mode",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_pwr_h_48_9"
+ },
+ {
+ "ID": "c:@T@PWR_PVDTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct PWR_PVDTypeDef",
+ "location": {
+ "column": "2",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_pwr_h_48_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2029@macro@PWR_WAKEUP_PIN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_WAKEUP_PIN1",
+ "location": {
+ "column": "9",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_WAKEUP_PIN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2181@macro@PWR_PVDLEVEL_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_0",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2238@macro@PWR_PVDLEVEL_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_1",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2295@macro@PWR_PVDLEVEL_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_2",
+ "location": {
+ "column": "9",
+ "line": "79",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2352@macro@PWR_PVDLEVEL_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_3",
+ "location": {
+ "column": "9",
+ "line": "80",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2409@macro@PWR_PVDLEVEL_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_4",
+ "location": {
+ "column": "9",
+ "line": "81",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2466@macro@PWR_PVDLEVEL_5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_5",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2523@macro@PWR_PVDLEVEL_6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_6",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2580@macro@PWR_PVDLEVEL_7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVDLEVEL_7",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVDLEVEL_7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2844@macro@PWR_PVD_MODE_NORMAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_NORMAL",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_NORMAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@2930@macro@PWR_PVD_MODE_IT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_IT_RISING",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_IT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3056@macro@PWR_PVD_MODE_IT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_IT_FALLING",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_IT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3183@macro@PWR_PVD_MODE_IT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_IT_RISING_FALLING",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_IT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3317@macro@PWR_PVD_MODE_EVENT_RISING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_EVENT_RISING",
+ "location": {
+ "column": "9",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_EVENT_RISING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3430@macro@PWR_PVD_MODE_EVENT_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_EVENT_FALLING",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_EVENT_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3544@macro@PWR_PVD_MODE_EVENT_RISING_FALLING",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_PVD_MODE_EVENT_RISING_FALLING",
+ "location": {
+ "column": "9",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_PVD_MODE_EVENT_RISING_FALLING",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3789@macro@PWR_MAINREGULATOR_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_MAINREGULATOR_ON",
+ "location": {
+ "column": "9",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_MAINREGULATOR_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@3854@macro@PWR_LOWPOWERREGULATOR_ON",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_LOWPOWERREGULATOR_ON",
+ "location": {
+ "column": "9",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_LOWPOWERREGULATOR_ON",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4015@macro@PWR_SLEEPENTRY_WFI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_SLEEPENTRY_WFI",
+ "location": {
+ "column": "9",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_SLEEPENTRY_WFI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4072@macro@PWR_SLEEPENTRY_WFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_SLEEPENTRY_WFE",
+ "location": {
+ "column": "9",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_SLEEPENTRY_WFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4219@macro@PWR_STOPENTRY_WFI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_STOPENTRY_WFI",
+ "location": {
+ "column": "9",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_STOPENTRY_WFI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4276@macro@PWR_STOPENTRY_WFE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_STOPENTRY_WFE",
+ "location": {
+ "column": "9",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_STOPENTRY_WFE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4401@macro@PWR_FLAG_WU",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_FLAG_WU",
+ "location": {
+ "column": "9",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_FLAG_WU",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4454@macro@PWR_FLAG_SB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_FLAG_SB",
+ "location": {
+ "column": "9",
+ "line": "136",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_FLAG_SB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4507@macro@PWR_FLAG_PVDO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_FLAG_PVDO",
+ "location": {
+ "column": "9",
+ "line": "137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_FLAG_PVDO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4561@macro@PWR_FLAG_BRR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_FLAG_BRR",
+ "location": {
+ "column": "9",
+ "line": "138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_FLAG_BRR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@4614@macro@PWR_FLAG_VOSRDY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_FLAG_VOSRDY",
+ "location": {
+ "column": "9",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_FLAG_VOSRDY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@6347@macro@__HAL_PWR_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@6687@macro@__HAL_PWR_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@6831@macro@__HAL_PWR_PVD_EXTI_ENABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_ENABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_ENABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@6982@macro@__HAL_PWR_PVD_EXTI_DISABLE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_DISABLE_IT",
+ "location": {
+ "column": "9",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_DISABLE_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@7138@macro@__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
+ "location": {
+ "column": "9",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_ENABLE_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@7297@macro@__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
+ "location": {
+ "column": "9",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_DISABLE_EVENT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@7472@macro@__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@7657@macro@__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@7844@macro@__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@8033@macro@__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@8237@macro@__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@8651@macro@__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@9063@macro@__HAL_PWR_PVD_EXTI_GET_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_GET_FLAG",
+ "location": {
+ "column": "9",
+ "line": "255",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_GET_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@9205@macro@__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_CLEAR_FLAG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@9373@macro@__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
+ "location": {
+ "column": "9",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "__HAL_PWR_PVD_EXTI_GENERATE_SWIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DeInit(void)",
+ "location": {
+ "column": "6",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DeInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DeInit(void)",
+ "location": {
+ "column": "6",
+ "line": "285",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DeInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableBkUpAccess",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableBkUpAccess",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableBkUpAccess",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableBkUpAccess",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_ConfigPVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_ConfigPVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_ConfigPVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_ConfigPVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnablePVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnablePVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnablePVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnablePVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisablePVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisablePVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisablePVD",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisablePVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableWakeUpPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableWakeUpPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableWakeUpPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableWakeUpPin",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTOPMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSTOPMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTOPMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSTOPMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSLEEPMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSLEEPMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSTANDBYMode(void)",
+ "location": {
+ "column": "6",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSTANDBYMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnterSTANDBYMode(void)",
+ "location": {
+ "column": "6",
+ "line": "308",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnterSTANDBYMode",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_PVD_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_PVD_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_PVD_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_PVD_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVDCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_PVDCallback(void)",
+ "location": {
+ "column": "6",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_PVDCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVDCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_PVDCallback(void)",
+ "location": {
+ "column": "6",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_PVDCallback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableSleepOnExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "315",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableSleepOnExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableSleepOnExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableSleepOnExit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableSEVOnPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_EnableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_EnableSEVOnPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableSEVOnPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWR_DisableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "HAL_PWR_DisableSEVOnPend",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11461@macro@PWR_EXTI_LINE_PVD",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_EXTI_LINE_PVD",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_EXTI_LINE_PVD",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11768@macro@PWR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11827@macro@PWR_CR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_CR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11867@macro@PWR_CSR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_CSR_OFFSET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11907@macro@PWR_CR_OFFSET_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CR_OFFSET_BB",
+ "location": {
+ "column": "9",
+ "line": "349",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_CR_OFFSET_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@11970@macro@PWR_CSR_OFFSET_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_CSR_OFFSET_BB",
+ "location": {
+ "column": "9",
+ "line": "350",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PWR_CSR_OFFSET_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12199@macro@DBP_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "DBP_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "DBP_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12240@macro@CR_DBP_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_DBP_BB",
+ "location": {
+ "column": "9",
+ "line": "361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "CR_DBP_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12384@macro@PVDE_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVDE_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "364",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "PVDE_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12426@macro@CR_PVDE_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_PVDE_BB",
+ "location": {
+ "column": "9",
+ "line": "365",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "CR_PVDE_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12570@macro@VOS_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "VOS_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "VOS_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12610@macro@CR_VOS_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_VOS_BB",
+ "location": {
+ "column": "9",
+ "line": "369",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "CR_VOS_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12881@macro@EWUP_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "EWUP_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "379",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "EWUP_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@12924@macro@CSR_EWUP_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_EWUP_BB",
+ "location": {
+ "column": "9",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "CSR_EWUP_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@13308@macro@IS_PWR_PVD_LEVEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_PVD_LEVEL",
+ "location": {
+ "column": "9",
+ "line": "396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "IS_PWR_PVD_LEVEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@13693@macro@IS_PWR_PVD_MODE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_PVD_MODE",
+ "location": {
+ "column": "9",
+ "line": "400",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "IS_PWR_PVD_MODE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@14111@macro@IS_PWR_REGULATOR",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_REGULATOR",
+ "location": {
+ "column": "9",
+ "line": "404",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "IS_PWR_REGULATOR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@14273@macro@IS_PWR_SLEEP_ENTRY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_SLEEP_ENTRY",
+ "location": {
+ "column": "9",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "IS_PWR_SLEEP_ENTRY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.h@14377@macro@IS_PWR_STOP_ENTRY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_STOP_ENTRY",
+ "location": {
+ "column": "9",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr.h"
+ },
+ "name": "IS_PWR_STOP_ENTRY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@909@macro@__STM32F4xx_HAL_CORTEX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_CORTEX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "__STM32F4xx_HAL_CORTEX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@Enable",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Enable",
+ "location": {
+ "column": "26",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "Enable",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@Number",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Number",
+ "location": {
+ "column": "26",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "Number",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@BaseAddress",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "BaseAddress",
+ "location": {
+ "column": "26",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "BaseAddress",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@Size",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Size",
+ "location": {
+ "column": "26",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "Size",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@SubRegionDisable",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "SubRegionDisable",
+ "location": {
+ "column": "26",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "SubRegionDisable",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@TypeExtField",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "TypeExtField",
+ "location": {
+ "column": "26",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "TypeExtField",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@AccessPermission",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "AccessPermission",
+ "location": {
+ "column": "26",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "AccessPermission",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@DisableExec",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "DisableExec",
+ "location": {
+ "column": "26",
+ "line": "63",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "DisableExec",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@IsShareable",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IsShareable",
+ "location": {
+ "column": "26",
+ "line": "65",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IsShareable",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@IsCacheable",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IsCacheable",
+ "location": {
+ "column": "26",
+ "line": "67",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IsCacheable",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@SA@MPU_Region_InitTypeDef@FI@IsBufferable",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IsBufferable",
+ "location": {
+ "column": "26",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IsBufferable",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ },
+ {
+ "ID": "c:@T@MPU_Region_InitTypeDef",
+ "What": "TypedefDecl",
+ "defdec": "Def",
+ "display": "struct MPU_Region_InitTypeDef",
+ "location": {
+ "column": "2",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_Region_InitTypeDef",
+ "origin": "user_include",
+ "scope": "_anonymous_stm32f4xx_hal_cortex_h_48_9"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@4489@macro@NVIC_PRIORITYGROUP_0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_PRIORITYGROUP_0",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "NVIC_PRIORITYGROUP_0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@4657@macro@NVIC_PRIORITYGROUP_1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_PRIORITYGROUP_1",
+ "location": {
+ "column": "9",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "NVIC_PRIORITYGROUP_1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@4825@macro@NVIC_PRIORITYGROUP_2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_PRIORITYGROUP_2",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "NVIC_PRIORITYGROUP_2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@4993@macro@NVIC_PRIORITYGROUP_3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_PRIORITYGROUP_3",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "NVIC_PRIORITYGROUP_3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5161@macro@NVIC_PRIORITYGROUP_4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NVIC_PRIORITYGROUP_4",
+ "location": {
+ "column": "9",
+ "line": "98",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "NVIC_PRIORITYGROUP_4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5437@macro@SYSTICK_CLKSOURCE_HCLK_DIV8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSTICK_CLKSOURCE_HCLK_DIV8",
+ "location": {
+ "column": "9",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "SYSTICK_CLKSOURCE_HCLK_DIV8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5489@macro@SYSTICK_CLKSOURCE_HCLK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSTICK_CLKSOURCE_HCLK",
+ "location": {
+ "column": "9",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "SYSTICK_CLKSOURCE_HCLK",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5693@macro@MPU_HFNMI_PRIVDEF_NONE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_HFNMI_PRIVDEF_NONE",
+ "location": {
+ "column": "10",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_HFNMI_PRIVDEF_NONE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5748@macro@MPU_HARDFAULT_NMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_HARDFAULT_NMI",
+ "location": {
+ "column": "10",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_HARDFAULT_NMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5813@macro@MPU_PRIVILEGED_DEFAULT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_PRIVILEGED_DEFAULT",
+ "location": {
+ "column": "10",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_PRIVILEGED_DEFAULT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@5880@macro@MPU_HFNMI_PRIVDEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_HFNMI_PRIVDEF",
+ "location": {
+ "column": "10",
+ "line": "121",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_HFNMI_PRIVDEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6074@macro@MPU_REGION_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6122@macro@MPU_REGION_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_DISABLE",
+ "location": {
+ "column": "10",
+ "line": "131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6280@macro@MPU_INSTRUCTION_ACCESS_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_INSTRUCTION_ACCESS_ENABLE",
+ "location": {
+ "column": "10",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_INSTRUCTION_ACCESS_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6341@macro@MPU_INSTRUCTION_ACCESS_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_INSTRUCTION_ACCESS_DISABLE",
+ "location": {
+ "column": "10",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_INSTRUCTION_ACCESS_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6520@macro@MPU_ACCESS_SHAREABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_SHAREABLE",
+ "location": {
+ "column": "10",
+ "line": "148",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_SHAREABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6574@macro@MPU_ACCESS_NOT_SHAREABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_NOT_SHAREABLE",
+ "location": {
+ "column": "10",
+ "line": "149",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_NOT_SHAREABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6746@macro@MPU_ACCESS_CACHEABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_CACHEABLE",
+ "location": {
+ "column": "10",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_CACHEABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6801@macro@MPU_ACCESS_NOT_CACHEABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_NOT_CACHEABLE",
+ "location": {
+ "column": "10",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_NOT_CACHEABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@6976@macro@MPU_ACCESS_BUFFERABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_BUFFERABLE",
+ "location": {
+ "column": "10",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_BUFFERABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7032@macro@MPU_ACCESS_NOT_BUFFERABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_ACCESS_NOT_BUFFERABLE",
+ "location": {
+ "column": "10",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_ACCESS_NOT_BUFFERABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7175@macro@MPU_TEX_LEVEL0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TEX_LEVEL0",
+ "location": {
+ "column": "10",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_TEX_LEVEL0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7219@macro@MPU_TEX_LEVEL1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TEX_LEVEL1",
+ "location": {
+ "column": "10",
+ "line": "176",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_TEX_LEVEL1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7263@macro@MPU_TEX_LEVEL2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_TEX_LEVEL2",
+ "location": {
+ "column": "10",
+ "line": "177",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_TEX_LEVEL2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7404@macro@MPU_REGION_SIZE_32B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_32B",
+ "location": {
+ "column": "11",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_32B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7456@macro@MPU_REGION_SIZE_64B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_64B",
+ "location": {
+ "column": "11",
+ "line": "186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_64B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7508@macro@MPU_REGION_SIZE_128B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_128B",
+ "location": {
+ "column": "11",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_128B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7560@macro@MPU_REGION_SIZE_256B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_256B",
+ "location": {
+ "column": "11",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_256B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7612@macro@MPU_REGION_SIZE_512B",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_512B",
+ "location": {
+ "column": "11",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_512B",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7664@macro@MPU_REGION_SIZE_1KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_1KB",
+ "location": {
+ "column": "11",
+ "line": "190",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_1KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7716@macro@MPU_REGION_SIZE_2KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_2KB",
+ "location": {
+ "column": "11",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_2KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7768@macro@MPU_REGION_SIZE_4KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_4KB",
+ "location": {
+ "column": "11",
+ "line": "192",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_4KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7820@macro@MPU_REGION_SIZE_8KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_8KB",
+ "location": {
+ "column": "11",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_8KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7872@macro@MPU_REGION_SIZE_16KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_16KB",
+ "location": {
+ "column": "11",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_16KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7924@macro@MPU_REGION_SIZE_32KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_32KB",
+ "location": {
+ "column": "11",
+ "line": "195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_32KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@7976@macro@MPU_REGION_SIZE_64KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_64KB",
+ "location": {
+ "column": "11",
+ "line": "196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_64KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8028@macro@MPU_REGION_SIZE_128KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_128KB",
+ "location": {
+ "column": "11",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_128KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8080@macro@MPU_REGION_SIZE_256KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_256KB",
+ "location": {
+ "column": "11",
+ "line": "198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_256KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8132@macro@MPU_REGION_SIZE_512KB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_512KB",
+ "location": {
+ "column": "11",
+ "line": "199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_512KB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8184@macro@MPU_REGION_SIZE_1MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_1MB",
+ "location": {
+ "column": "11",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_1MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8236@macro@MPU_REGION_SIZE_2MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_2MB",
+ "location": {
+ "column": "11",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_2MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8288@macro@MPU_REGION_SIZE_4MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_4MB",
+ "location": {
+ "column": "11",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_4MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8340@macro@MPU_REGION_SIZE_8MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_8MB",
+ "location": {
+ "column": "11",
+ "line": "203",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_8MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8392@macro@MPU_REGION_SIZE_16MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_16MB",
+ "location": {
+ "column": "11",
+ "line": "204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_16MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8444@macro@MPU_REGION_SIZE_32MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_32MB",
+ "location": {
+ "column": "11",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_32MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8496@macro@MPU_REGION_SIZE_64MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_64MB",
+ "location": {
+ "column": "11",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_64MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8548@macro@MPU_REGION_SIZE_128MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_128MB",
+ "location": {
+ "column": "11",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_128MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8600@macro@MPU_REGION_SIZE_256MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_256MB",
+ "location": {
+ "column": "11",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_256MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8652@macro@MPU_REGION_SIZE_512MB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_512MB",
+ "location": {
+ "column": "11",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_512MB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8704@macro@MPU_REGION_SIZE_1GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_1GB",
+ "location": {
+ "column": "11",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_1GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8756@macro@MPU_REGION_SIZE_2GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_2GB",
+ "location": {
+ "column": "11",
+ "line": "211",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_2GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8808@macro@MPU_REGION_SIZE_4GB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_SIZE_4GB",
+ "location": {
+ "column": "11",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_SIZE_4GB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@8993@macro@MPU_REGION_NO_ACCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NO_ACCESS",
+ "location": {
+ "column": "10",
+ "line": "220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NO_ACCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9045@macro@MPU_REGION_PRIV_RW",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_PRIV_RW",
+ "location": {
+ "column": "10",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_PRIV_RW",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9097@macro@MPU_REGION_PRIV_RW_URO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_PRIV_RW_URO",
+ "location": {
+ "column": "10",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_PRIV_RW_URO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9149@macro@MPU_REGION_FULL_ACCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_FULL_ACCESS",
+ "location": {
+ "column": "10",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_FULL_ACCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9201@macro@MPU_REGION_PRIV_RO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_PRIV_RO",
+ "location": {
+ "column": "10",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_PRIV_RO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9253@macro@MPU_REGION_PRIV_RO_URO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_PRIV_RO_URO",
+ "location": {
+ "column": "10",
+ "line": "225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_PRIV_RO_URO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9405@macro@MPU_REGION_NUMBER0",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER0",
+ "location": {
+ "column": "10",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9453@macro@MPU_REGION_NUMBER1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER1",
+ "location": {
+ "column": "10",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9501@macro@MPU_REGION_NUMBER2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER2",
+ "location": {
+ "column": "10",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9549@macro@MPU_REGION_NUMBER3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER3",
+ "location": {
+ "column": "10",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9597@macro@MPU_REGION_NUMBER4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER4",
+ "location": {
+ "column": "10",
+ "line": "237",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9645@macro@MPU_REGION_NUMBER5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER5",
+ "location": {
+ "column": "10",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9693@macro@MPU_REGION_NUMBER6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER6",
+ "location": {
+ "column": "10",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@9741@macro@MPU_REGION_NUMBER7",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MPU_REGION_NUMBER7",
+ "location": {
+ "column": "10",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "MPU_REGION_NUMBER7",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriority",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriority",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_EnableIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_EnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_EnableIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "264",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_EnableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_DisableIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_DisableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_DisableIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_DisableIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SystemReset",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SystemReset(void)",
+ "location": {
+ "column": "6",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SystemReset",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SystemReset",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SystemReset(void)",
+ "location": {
+ "column": "6",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SystemReset",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Config",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Config",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "267",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_Config",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
+ "location": {
+ "column": "10",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
+ "location": {
+ "column": "10",
+ "line": "276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPriorityGrouping",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriority",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
+ "location": {
+ "column": "6",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriority",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
+ "location": {
+ "column": "6",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPriority",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_SetPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_ClearPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "280",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_ClearPendingIRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetActive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetActive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetActive",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_NVIC_GetActive",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_CLKSourceConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_CLKSourceConfig",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Callback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_Callback(void)",
+ "location": {
+ "column": "6",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_Callback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Callback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_SYSTICK_Callback(void)",
+ "location": {
+ "column": "6",
+ "line": "284",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_SYSTICK_Callback",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Enable",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_Enable(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_Enable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Enable",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_Enable(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_Enable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Disable",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_Disable(void)",
+ "location": {
+ "column": "6",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_Disable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Disable",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_Disable(void)",
+ "location": {
+ "column": "6",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_Disable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_ConfigRegion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_ConfigRegion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_ConfigRegion",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "HAL_MPU_ConfigRegion",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@11837@macro@IS_NVIC_PRIORITY_GROUP",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_NVIC_PRIORITY_GROUP",
+ "location": {
+ "column": "9",
+ "line": "306",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_NVIC_PRIORITY_GROUP",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12230@macro@IS_NVIC_PREEMPTION_PRIORITY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_NVIC_PREEMPTION_PRIORITY",
+ "location": {
+ "column": "9",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_NVIC_PREEMPTION_PRIORITY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12301@macro@IS_NVIC_SUB_PRIORITY",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_NVIC_SUB_PRIORITY",
+ "location": {
+ "column": "9",
+ "line": "314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_NVIC_SUB_PRIORITY",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12372@macro@IS_NVIC_DEVICE_IRQ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_NVIC_DEVICE_IRQ",
+ "location": {
+ "column": "9",
+ "line": "316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_NVIC_DEVICE_IRQ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12450@macro@IS_SYSTICK_CLK_SOURCE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_SYSTICK_CLK_SOURCE",
+ "location": {
+ "column": "9",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_SYSTICK_CLK_SOURCE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12644@macro@IS_MPU_REGION_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_REGION_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "322",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_REGION_ENABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12791@macro@IS_MPU_INSTRUCTION_ACCESS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_INSTRUCTION_ACCESS",
+ "location": {
+ "column": "9",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_INSTRUCTION_ACCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@12972@macro@IS_MPU_ACCESS_SHAREABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_ACCESS_SHAREABLE",
+ "location": {
+ "column": "9",
+ "line": "328",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_ACCESS_SHAREABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@13138@macro@IS_MPU_ACCESS_CACHEABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_ACCESS_CACHEABLE",
+ "location": {
+ "column": "9",
+ "line": "331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_ACCESS_CACHEABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@13304@macro@IS_MPU_ACCESS_BUFFERABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_ACCESS_BUFFERABLE",
+ "location": {
+ "column": "9",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_ACCESS_BUFFERABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@13473@macro@IS_MPU_TEX_LEVEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_TEX_LEVEL",
+ "location": {
+ "column": "9",
+ "line": "337",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_TEX_LEVEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@13668@macro@IS_MPU_REGION_PERMISSION_ATTRIBUTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_REGION_PERMISSION_ATTRIBUTE",
+ "location": {
+ "column": "9",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_REGION_PERMISSION_ATTRIBUTE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@14212@macro@IS_MPU_REGION_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_REGION_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_REGION_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@14850@macro@IS_MPU_REGION_SIZE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_REGION_SIZE",
+ "location": {
+ "column": "9",
+ "line": "357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_REGION_SIZE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.h@17002@macro@IS_MPU_SUB_REGION_DISABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_MPU_SUB_REGION_DISABLE",
+ "location": {
+ "column": "9",
+ "line": "386",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_cortex.h"
+ },
+ "name": "IS_MPU_SUB_REGION_DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@916@macro@__STM32F4xx_HAL_PWR_EX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_PWR_EX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "__STM32F4xx_HAL_PWR_EX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@2528@macro@PWR_REGULATOR_VOLTAGE_SCALE1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_REGULATOR_VOLTAGE_SCALE1",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "PWR_REGULATOR_VOLTAGE_SCALE1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@2679@macro@PWR_REGULATOR_VOLTAGE_SCALE2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_REGULATOR_VOLTAGE_SCALE2",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "PWR_REGULATOR_VOLTAGE_SCALE2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@5457@macro@__HAL_PWR_VOLTAGESCALING_CONFIG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__HAL_PWR_VOLTAGESCALING_CONFIG",
+ "location": {
+ "column": "9",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "__HAL_PWR_VOLTAGESCALING_CONFIG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWREx_EnableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_EnableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWREx_EnableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "205",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_EnableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWREx_DisableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_DisableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HAL_PWREx_DisableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "206",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_DisableFlashPowerDown",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableBkUpReg",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_EnableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableBkUpReg",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "207",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_EnableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableBkUpReg",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_DisableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableBkUpReg",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_DisableBkUpReg",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_GetVoltageRange",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_PWREx_GetVoltageRange(void)",
+ "location": {
+ "column": "10",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_GetVoltageRange",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_GetVoltageRange",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t HAL_PWREx_GetVoltageRange(void)",
+ "location": {
+ "column": "10",
+ "line": "209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_GetVoltageRange",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_ControlVoltageScaling",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_ControlVoltageScaling",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_ControlVoltageScaling",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "210",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "HAL_PWREx_ControlVoltageScaling",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@12794@macro@FPDS_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FPDS_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "FPDS_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@12844@macro@CR_FPDS_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_FPDS_BB",
+ "location": {
+ "column": "9",
+ "line": "250",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CR_FPDS_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@12999@macro@ODEN_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ODEN_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "253",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "ODEN_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13049@macro@CR_ODEN_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_ODEN_BB",
+ "location": {
+ "column": "9",
+ "line": "254",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CR_ODEN_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13204@macro@ODSWEN_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ODSWEN_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "ODSWEN_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13256@macro@CR_ODSWEN_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_ODSWEN_BB",
+ "location": {
+ "column": "9",
+ "line": "258",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CR_ODSWEN_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13417@macro@MRLVDS_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MRLVDS_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "MRLVDS_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13469@macro@CR_MRLVDS_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_MRLVDS_BB",
+ "location": {
+ "column": "9",
+ "line": "262",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CR_MRLVDS_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13626@macro@LPLVDS_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "LPLVDS_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "265",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "LPLVDS_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13678@macro@CR_LPLVDS_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CR_LPLVDS_BB",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CR_LPLVDS_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@13969@macro@BRE_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BRE_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "BRE_BIT_NUMBER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@14011@macro@CSR_BRE_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CSR_BRE_BB",
+ "location": {
+ "column": "9",
+ "line": "278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "CSR_BRE_BB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@15013@macro@IS_PWR_VOLTAGE_SCALING_RANGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_VOLTAGE_SCALING_RANGE",
+ "location": {
+ "column": "9",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "IS_PWR_VOLTAGE_SCALING_RANGE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.h@16087@macro@IS_PWR_WAKEUP_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_PWR_WAKEUP_PIN",
+ "location": {
+ "column": "9",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_pwr_ex.h"
+ },
+ "name": "IS_PWR_WAKEUP_PIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@1529@macro@__STM32F4xx_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_H",
+ "location": {
+ "column": "9",
+ "line": "39",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@1746@macro@STM32F4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "STM32F4",
+ "location": {
+ "column": "9",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "STM32F4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@6141@macro@__STM32F4xx_CMSIS_VERSION_MAIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_CMSIS_VERSION_MAIN",
+ "location": {
+ "column": "9",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_CMSIS_VERSION_MAIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@6220@macro@__STM32F4xx_CMSIS_VERSION_SUB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_CMSIS_VERSION_SUB1",
+ "location": {
+ "column": "9",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_CMSIS_VERSION_SUB1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@6299@macro@__STM32F4xx_CMSIS_VERSION_SUB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_CMSIS_VERSION_SUB2",
+ "location": {
+ "column": "9",
+ "line": "113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_CMSIS_VERSION_SUB2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@6378@macro@__STM32F4xx_CMSIS_VERSION_RC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_CMSIS_VERSION_RC",
+ "location": {
+ "column": "9",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_CMSIS_VERSION_RC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@6461@macro@__STM32F4xx_CMSIS_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_CMSIS_VERSION",
+ "location": {
+ "column": "9",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "__STM32F4xx_CMSIS_VERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FlagStatus",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@FlagStatus@RESET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "RESET",
+ "location": {
+ "column": "3",
+ "line": "187",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "RESET",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FlagStatus@SET",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SET",
+ "location": {
+ "column": "3",
+ "line": "188",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "SET",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "185",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FlagStatus",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum FlagStatus",
+ "location": {
+ "column": "3",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "FlagStatus",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@T@ITStatus",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum FlagStatus",
+ "location": {
+ "column": "15",
+ "line": "189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ITStatus",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FunctionalState",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@FunctionalState@DISABLE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "DISABLE",
+ "location": {
+ "column": "3",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "DISABLE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@FunctionalState@ENABLE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "ENABLE",
+ "location": {
+ "column": "3",
+ "line": "194",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ENABLE",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@FunctionalState",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum FunctionalState",
+ "location": {
+ "column": "3",
+ "line": "195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "FunctionalState",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8488@macro@IS_FUNCTIONAL_STATE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_FUNCTIONAL_STATE",
+ "location": {
+ "column": "9",
+ "line": "196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "IS_FUNCTIONAL_STATE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@ErrorStatus",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@ErrorStatus@SUCCESS",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "SUCCESS",
+ "location": {
+ "column": "3",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "SUCCESS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@ErrorStatus@ERROR",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "ERROR",
+ "location": {
+ "column": "3",
+ "line": "201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ERROR",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@ErrorStatus",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum ErrorStatus",
+ "location": {
+ "column": "3",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ErrorStatus",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8713@macro@SET_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SET_BIT",
+ "location": {
+ "column": "9",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "SET_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8763@macro@CLEAR_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CLEAR_BIT",
+ "location": {
+ "column": "9",
+ "line": "214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "CLEAR_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8814@macro@READ_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "READ_BIT",
+ "location": {
+ "column": "9",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "READ_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8863@macro@CLEAR_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CLEAR_REG",
+ "location": {
+ "column": "9",
+ "line": "218",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "CLEAR_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8912@macro@WRITE_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "WRITE_REG",
+ "location": {
+ "column": "9",
+ "line": "220",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "WRITE_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@8961@macro@READ_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "READ_REG",
+ "location": {
+ "column": "9",
+ "line": "222",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "READ_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@9002@macro@MODIFY_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODIFY_REG",
+ "location": {
+ "column": "9",
+ "line": "224",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "MODIFY_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@9117@macro@POSITION_VAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "POSITION_VAL",
+ "location": {
+ "column": "9",
+ "line": "226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "POSITION_VAL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@9312@macro@ATOMIC_SET_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_SET_BIT",
+ "location": {
+ "column": "9",
+ "line": "230",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_SET_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@9784@macro@ATOMIC_CLEAR_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_CLEAR_BIT",
+ "location": {
+ "column": "9",
+ "line": "239",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_CLEAR_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@10264@macro@ATOMIC_MODIFY_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_MODIFY_REG",
+ "location": {
+ "column": "9",
+ "line": "248",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_MODIFY_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@10818@macro@ATOMIC_SETH_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_SETH_BIT",
+ "location": {
+ "column": "9",
+ "line": "257",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_SETH_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@11290@macro@ATOMIC_CLEARH_BIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_CLEARH_BIT",
+ "location": {
+ "column": "9",
+ "line": "266",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_CLEARH_BIT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx.h@11770@macro@ATOMIC_MODIFYH_REG",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "ATOMIC_MODIFYH_REG",
+ "location": {
+ "column": "9",
+ "line": "275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\stm32f4xx.h"
+ },
+ "name": "ATOMIC_MODIFYH_REG",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma_ex.h@915@macro@__STM32F4xx_HAL_DMA_EX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_DMA_EX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "__STM32F4xx_HAL_DMA_EX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_MemoryTypeDef",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@HAL_DMA_MemoryTypeDef@MEMORY0",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MEMORY0",
+ "location": {
+ "column": "3",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "MEMORY0",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@HAL_DMA_MemoryTypeDef@MEMORY1",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MEMORY1",
+ "location": {
+ "column": "3",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "MEMORY1",
+ "origin": "user_include",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "70",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart_IT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_ChangeMemory",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *, uint32_t, HAL_DMA_MemoryTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_ChangeMemory",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_ChangeMemory",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *, uint32_t, HAL_DMA_MemoryTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "72",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_dma_ex.h"
+ },
+ "name": "HAL_DMAEx_ChangeMemory",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@100@macro@_STDDEF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STDDEF",
+ "location": {
+ "column": "9",
+ "line": "4",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_STDDEF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@272@macro@NULL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "NULL",
+ "location": {
+ "column": "11",
+ "line": "16",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "NULL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@324@macro@offsetof",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "offsetof",
+ "location": {
+ "column": "11",
+ "line": "20",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "offsetof",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@450@macro@_PTRDIFF_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_PTRDIFF_T",
+ "location": {
+ "column": "13",
+ "line": "25",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_PTRDIFF_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@474@macro@_STD_USING_PTRDIFF_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STD_USING_PTRDIFF_T",
+ "location": {
+ "column": "13",
+ "line": "26",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_STD_USING_PTRDIFF_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@T@ptrdiff_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "int",
+ "location": {
+ "column": "32",
+ "line": "27",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "ptrdiff_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@578@macro@_WCHART",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_WCHART",
+ "location": {
+ "column": "13",
+ "line": "31",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_WCHART",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@T@wchar_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "_Wchart",
+ "location": {
+ "column": "21",
+ "line": "32",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "wchar_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@813@macro@_MAX_ALIGN_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_MAX_ALIGN_T",
+ "location": {
+ "column": "13",
+ "line": "41",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_MAX_ALIGN_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@UA@_Max_align_t",
+ "What": "Union",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "13",
+ "line": "42",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "members": [
+ {
+ "ID": "c:@UA@_Max_align_t@FI@_ll",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_ll",
+ "location": {
+ "column": "17",
+ "line": "44",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_ll",
+ "origin": "user_include",
+ "scope": "_anonymous_stddef_h_42_13"
+ },
+ {
+ "ID": "c:@UA@_Max_align_t@FI@_ld",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_ld",
+ "location": {
+ "column": "19",
+ "line": "45",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_ld",
+ "origin": "user_include",
+ "scope": "_anonymous_stddef_h_42_13"
+ },
+ {
+ "ID": "c:@UA@_Max_align_t@FI@_vp",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "_vp",
+ "location": {
+ "column": "13",
+ "line": "46",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_vp",
+ "origin": "user_include",
+ "scope": "_anonymous_stddef_h_42_13"
+ }
+ ],
+ "name": "",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@_Max_align_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "union _Max_align_t",
+ "location": {
+ "column": "7",
+ "line": "47",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "_Max_align_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stddef.h@T@max_align_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "_Max_align_t",
+ "location": {
+ "column": "26",
+ "line": "48",
+ "path": "E:\\IAR\\arm\\inc\\c\\stddef.h"
+ },
+ "name": "max_align_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ycheck.h@1402@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
+ "location": {
+ "column": "11",
+ "line": "42",
+ "path": "E:\\IAR\\arm\\inc\\c\\ycheck.h"
+ },
+ "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@919@macro@__STM32F4xx_HAL_GPIO_EX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_GPIO_EX_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "__STM32F4xx_HAL_GPIO_EX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13071@macro@GPIO_AF0_RTC_50Hz",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_RTC_50Hz",
+ "location": {
+ "column": "9",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF0_RTC_50Hz",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13184@macro@GPIO_AF0_MCO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_MCO",
+ "location": {
+ "column": "9",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF0_MCO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13297@macro@GPIO_AF0_TAMPER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_TAMPER",
+ "location": {
+ "column": "9",
+ "line": "290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF0_TAMPER",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13410@macro@GPIO_AF0_SWJ",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_SWJ",
+ "location": {
+ "column": "9",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF0_SWJ",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13523@macro@GPIO_AF0_TRACE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF0_TRACE",
+ "location": {
+ "column": "9",
+ "line": "292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF0_TRACE",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13682@macro@GPIO_AF1_TIM1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF1_TIM1",
+ "location": {
+ "column": "9",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF1_TIM1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13769@macro@GPIO_AF1_TIM2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF1_TIM2",
+ "location": {
+ "column": "9",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF1_TIM2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13902@macro@GPIO_AF2_TIM3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF2_TIM3",
+ "location": {
+ "column": "9",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF2_TIM3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@13989@macro@GPIO_AF2_TIM4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF2_TIM4",
+ "location": {
+ "column": "9",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF2_TIM4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14076@macro@GPIO_AF2_TIM5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF2_TIM5",
+ "location": {
+ "column": "9",
+ "line": "305",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF2_TIM5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14209@macro@GPIO_AF3_TIM8",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF3_TIM8",
+ "location": {
+ "column": "9",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF3_TIM8",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14297@macro@GPIO_AF3_TIM9",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF3_TIM9",
+ "location": {
+ "column": "9",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF3_TIM9",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14385@macro@GPIO_AF3_TIM10",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF3_TIM10",
+ "location": {
+ "column": "9",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF3_TIM10",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14473@macro@GPIO_AF3_TIM11",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF3_TIM11",
+ "location": {
+ "column": "9",
+ "line": "313",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF3_TIM11",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14607@macro@GPIO_AF4_I2C1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF4_I2C1",
+ "location": {
+ "column": "9",
+ "line": "318",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF4_I2C1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14694@macro@GPIO_AF4_I2C2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF4_I2C2",
+ "location": {
+ "column": "9",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF4_I2C2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14781@macro@GPIO_AF4_I2C3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF4_I2C3",
+ "location": {
+ "column": "9",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF4_I2C3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@14914@macro@GPIO_AF5_SPI1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF5_SPI1",
+ "location": {
+ "column": "9",
+ "line": "325",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF5_SPI1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15008@macro@GPIO_AF5_SPI2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF5_SPI2",
+ "location": {
+ "column": "9",
+ "line": "326",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF5_SPI2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15102@macro@GPIO_AF5_I2S3ext",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF5_I2S3ext",
+ "location": {
+ "column": "9",
+ "line": "327",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF5_I2S3ext",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15242@macro@GPIO_AF6_SPI3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF6_SPI3",
+ "location": {
+ "column": "9",
+ "line": "332",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF6_SPI3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15335@macro@GPIO_AF6_I2S2ext",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF6_I2S2ext",
+ "location": {
+ "column": "9",
+ "line": "333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF6_I2S2ext",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15474@macro@GPIO_AF7_USART1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF7_USART1",
+ "location": {
+ "column": "9",
+ "line": "338",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF7_USART1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15567@macro@GPIO_AF7_USART2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF7_USART2",
+ "location": {
+ "column": "9",
+ "line": "339",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF7_USART2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15660@macro@GPIO_AF7_USART3",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF7_USART3",
+ "location": {
+ "column": "9",
+ "line": "340",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF7_USART3",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15753@macro@GPIO_AF7_I2S3ext",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF7_I2S3ext",
+ "location": {
+ "column": "9",
+ "line": "341",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF7_I2S3ext",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15892@macro@GPIO_AF8_UART4",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF8_UART4",
+ "location": {
+ "column": "9",
+ "line": "346",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF8_UART4",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@15981@macro@GPIO_AF8_UART5",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF8_UART5",
+ "location": {
+ "column": "9",
+ "line": "347",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF8_UART5",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16070@macro@GPIO_AF8_USART6",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF8_USART6",
+ "location": {
+ "column": "9",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF8_USART6",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16204@macro@GPIO_AF9_CAN1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF9_CAN1",
+ "location": {
+ "column": "9",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF9_CAN1",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16292@macro@GPIO_AF9_CAN2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF9_CAN2",
+ "location": {
+ "column": "9",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF9_CAN2",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16380@macro@GPIO_AF9_TIM12",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF9_TIM12",
+ "location": {
+ "column": "9",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF9_TIM12",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16468@macro@GPIO_AF9_TIM13",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF9_TIM13",
+ "location": {
+ "column": "9",
+ "line": "356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF9_TIM13",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16556@macro@GPIO_AF9_TIM14",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF9_TIM14",
+ "location": {
+ "column": "9",
+ "line": "357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF9_TIM14",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16691@macro@GPIO_AF10_OTG_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF10_OTG_FS",
+ "location": {
+ "column": "9",
+ "line": "362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF10_OTG_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16781@macro@GPIO_AF10_OTG_HS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF10_OTG_HS",
+ "location": {
+ "column": "9",
+ "line": "363",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF10_OTG_HS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@16918@macro@GPIO_AF11_ETH",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF11_ETH",
+ "location": {
+ "column": "9",
+ "line": "368",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF11_ETH",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@17057@macro@GPIO_AF12_FSMC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF12_FSMC",
+ "location": {
+ "column": "9",
+ "line": "373",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF12_FSMC",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@17165@macro@GPIO_AF12_OTG_HS_FS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF12_OTG_HS_FS",
+ "location": {
+ "column": "9",
+ "line": "374",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF12_OTG_HS_FS",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@17273@macro@GPIO_AF12_SDIO",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF12_SDIO",
+ "location": {
+ "column": "9",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF12_SDIO",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@17428@macro@GPIO_AF13_DCMI",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF13_DCMI",
+ "location": {
+ "column": "9",
+ "line": "380",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF13_DCMI",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@17563@macro@GPIO_AF15_EVENTOUT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_AF15_EVENTOUT",
+ "location": {
+ "column": "9",
+ "line": "385",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_AF15_EVENTOUT",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@60076@macro@GPIO_GET_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_GET_INDEX",
+ "location": {
+ "column": "9",
+ "line": "1268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "GPIO_GET_INDEX",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio_ex.h@69428@macro@IS_GPIO_AF",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IS_GPIO_AF",
+ "location": {
+ "column": "9",
+ "line": "1398",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_gpio_ex.h"
+ },
+ "name": "IS_GPIO_AF",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_version.h@1228@macro@__CMSIS_VERSION_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CMSIS_VERSION_H",
+ "location": {
+ "column": "9",
+ "line": "32",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_version.h"
+ },
+ "name": "__CMSIS_VERSION_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_version.h@1291@macro@__CM_CMSIS_VERSION_MAIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM_CMSIS_VERSION_MAIN",
+ "location": {
+ "column": "9",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_version.h"
+ },
+ "name": "__CM_CMSIS_VERSION_MAIN",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_version.h@1411@macro@__CM_CMSIS_VERSION_SUB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM_CMSIS_VERSION_SUB",
+ "location": {
+ "column": "9",
+ "line": "36",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_version.h"
+ },
+ "name": "__CM_CMSIS_VERSION_SUB",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_version.h@1530@macro@__CM_CMSIS_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CM_CMSIS_VERSION",
+ "location": {
+ "column": "9",
+ "line": "37",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_version.h"
+ },
+ "name": "__CM_CMSIS_VERSION",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.c@1055@macro@OS_GLOBALS",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_GLOBALS",
+ "location": {
+ "column": "10",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.c"
+ },
+ "name": "OS_GLOBALS",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:ucos_ii.c@1188@macro@OS_MASTER_FILE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_MASTER_FILE",
+ "location": {
+ "column": "10",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\ucos_ii.c"
+ },
+ "name": "OS_MASTER_FILE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@111@macro@_YSIZET_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_YSIZET_H",
+ "location": {
+ "column": "9",
+ "line": "5",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "_YSIZET_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@277@macro@_SIZE_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_SIZE_T",
+ "location": {
+ "column": "11",
+ "line": "16",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "_SIZE_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@296@macro@_STD_USING_SIZE_T",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "_STD_USING_SIZE_T",
+ "location": {
+ "column": "11",
+ "line": "17",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "_STD_USING_SIZE_T",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@T@size_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "_Sizet",
+ "location": {
+ "column": "18",
+ "line": "18",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "size_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@359@macro@__DATA_PTR_MEM_HELPER1__",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__DATA_PTR_MEM_HELPER1__",
+ "location": {
+ "column": "9",
+ "line": "21",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "__DATA_PTR_MEM_HELPER1__",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:ysizet.h@T@__data_size_t",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "unsigned int",
+ "location": {
+ "column": "1",
+ "line": "23",
+ "path": "E:\\IAR\\arm\\inc\\c\\ysizet.h"
+ },
+ "name": "__data_size_t",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os.h@1313@macro@OS_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "OS_H",
+ "location": {
+ "column": "11",
+ "line": "29",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os.h"
+ },
+ "name": "OS_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:os.h@T@OS_ERR",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "INT8U",
+ "location": {
+ "column": "17",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\OS\\Source\\os.h"
+ },
+ "name": "OS_ERR",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.h@2274@macro@__SYSTEM_STM32F4XX_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__SYSTEM_STM32F4XX_H",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "__SYSTEM_STM32F4XX_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SystemCoreClock",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "SystemCoreClock",
+ "location": {
+ "column": "17",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemCoreClock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SystemCoreClock",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "SystemCoreClock",
+ "location": {
+ "column": "17",
+ "line": "74",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemCoreClock",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@AHBPrescTable",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "AHBPrescTable",
+ "location": {
+ "column": "23",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "AHBPrescTable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@AHBPrescTable",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "AHBPrescTable",
+ "location": {
+ "column": "23",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "AHBPrescTable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@APBPrescTable",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "APBPrescTable",
+ "location": {
+ "column": "23",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "APBPrescTable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@APBPrescTable",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "APBPrescTable",
+ "location": {
+ "column": "23",
+ "line": "77",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "APBPrescTable",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SystemInit(void)",
+ "location": {
+ "column": "13",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemInit",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SystemInit(void)",
+ "location": {
+ "column": "13",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemInit",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemCoreClockUpdate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SystemCoreClockUpdate(void)",
+ "location": {
+ "column": "13",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemCoreClockUpdate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemCoreClockUpdate",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SystemCoreClockUpdate(void)",
+ "location": {
+ "column": "13",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Device\\ST\\STM32F4xx\\Include\\system_stm32f4xx.h"
+ },
+ "name": "SystemCoreClockUpdate",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:cmsis_compiler.h@1003@macro@__CMSIS_COMPILER_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__CMSIS_COMPILER_H",
+ "location": {
+ "column": "9",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\CMSIS\\Include\\cmsis_compiler.h"
+ },
+ "name": "__CMSIS_COMPILER_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ramfunc.h@922@macro@__STM32F4xx_FLASH_RAMFUNC_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_FLASH_RAMFUNC_H",
+ "location": {
+ "column": "9",
+ "line": "22",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Inc\\stm32f4xx_hal_flash_ramfunc.h"
+ },
+ "name": "__STM32F4xx_FLASH_RAMFUNC_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@SystemCoreClock",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "SystemCoreClock",
+ "location": {
+ "column": "10",
+ "line": "138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "SystemCoreClock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@AHBPrescTable",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "AHBPrescTable",
+ "location": {
+ "column": "15",
+ "line": "139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "AHBPrescTable",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@APBPrescTable",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "APBPrescTable",
+ "location": {
+ "column": "15",
+ "line": "140",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "APBPrescTable",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void SystemInit(void)",
+ "location": {
+ "column": "6",
+ "line": "168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "SystemInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SystemCoreClockUpdate",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void SystemCoreClockUpdate(void)",
+ "location": {
+ "column": "6",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "SystemCoreClockUpdate",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.c@8841@F@SystemCoreClockUpdate@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "12",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.c@8841@F@SystemCoreClockUpdate@pllvco",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllvco",
+ "location": {
+ "column": "21",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "pllvco",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.c@8841@F@SystemCoreClockUpdate@pllp",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllp",
+ "location": {
+ "column": "33",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "pllp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.c@8841@F@SystemCoreClockUpdate@pllsource",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllsource",
+ "location": {
+ "column": "43",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "pllsource",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:system_stm32f4xx.c@8841@F@SystemCoreClockUpdate@pllm",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllm",
+ "location": {
+ "column": "58",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\system_stm32f4xx.c"
+ },
+ "name": "pllm",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MspInit(void)",
+ "location": {
+ "column": "6",
+ "line": "16",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "HAL_MspInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_msp.c@380@F@HAL_MspInit@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "18",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_msp.c@415@F@HAL_MspInit@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "19",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_MspInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "HAL_UART_MspInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_msp.c@625@F@HAL_UART_MspInit@gpioConfig",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "gpioConfig",
+ "location": {
+ "column": "22",
+ "line": "28",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "gpioConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_msp.c@756@F@HAL_UART_MspInit@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_msp.c@791@F@HAL_UART_MspInit@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_hal_msp.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@1898@macro@__STM32F4xx_HAL_VERSION_MAIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_VERSION_MAIN",
+ "location": {
+ "column": "9",
+ "line": "55",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "__STM32F4xx_HAL_VERSION_MAIN",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@1975@macro@__STM32F4xx_HAL_VERSION_SUB1",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_VERSION_SUB1",
+ "location": {
+ "column": "9",
+ "line": "56",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "__STM32F4xx_HAL_VERSION_SUB1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2052@macro@__STM32F4xx_HAL_VERSION_SUB2",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_VERSION_SUB2",
+ "location": {
+ "column": "9",
+ "line": "57",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "__STM32F4xx_HAL_VERSION_SUB2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2129@macro@__STM32F4xx_HAL_VERSION_RC",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_VERSION_RC",
+ "location": {
+ "column": "9",
+ "line": "58",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "__STM32F4xx_HAL_VERSION_RC",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2211@macro@__STM32F4xx_HAL_VERSION",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_HAL_VERSION",
+ "location": {
+ "column": "9",
+ "line": "59",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "__STM32F4xx_HAL_VERSION",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2568@macro@IDCODE_DEVID_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "IDCODE_DEVID_MASK",
+ "location": {
+ "column": "9",
+ "line": "64",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "IDCODE_DEVID_MASK",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2690@macro@SYSCFG_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "SYSCFG_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "67",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "SYSCFG_OFFSET",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2828@macro@MEMRMP_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MEMRMP_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "70",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "MEMRMP_OFFSET",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2878@macro@UFB_MODE_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UFB_MODE_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "71",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "UFB_MODE_BIT_NUMBER",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@2940@macro@UFB_MODE_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "UFB_MODE_BB",
+ "location": {
+ "column": "9",
+ "line": "72",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "UFB_MODE_BB",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3130@macro@CMPCR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CMPCR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "76",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "CMPCR_OFFSET",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3190@macro@CMP_PD_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CMP_PD_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "77",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "CMP_PD_BIT_NUMBER",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3249@macro@CMPCR_CMP_PD_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "CMPCR_CMP_PD_BB",
+ "location": {
+ "column": "9",
+ "line": "78",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "CMPCR_CMP_PD_BB",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3439@macro@MCHDLYCR_OFFSET",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCHDLYCR_OFFSET",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "MCHDLYCR_OFFSET",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3500@macro@BSCKSEL_BIT_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "BSCKSEL_BIT_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "83",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "BSCKSEL_BIT_NUMBER",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@3564@macro@MCHDLYCR_BSCKSEL_BB",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCHDLYCR_BSCKSEL_BB",
+ "location": {
+ "column": "9",
+ "line": "84",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "MCHDLYCR_BSCKSEL_BB",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTick",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "uwTick",
+ "location": {
+ "column": "15",
+ "line": "94",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "uwTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickPrio",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "uwTickPrio",
+ "location": {
+ "column": "10",
+ "line": "95",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "uwTickPrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@uwTickFreq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "uwTickFreq",
+ "location": {
+ "column": "21",
+ "line": "96",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "uwTickFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_Init(void)",
+ "location": {
+ "column": "19",
+ "line": "157",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "190",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MspInit(void)",
+ "location": {
+ "column": "13",
+ "line": "219",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_MspInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MspDeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MspDeInit(void)",
+ "location": {
+ "column": "13",
+ "line": "230",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_MspDeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_InitTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_InitTick(uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "253",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_InitTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_IncTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_IncTick(void)",
+ "location": {
+ "column": "13",
+ "line": "312",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_IncTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetTick(void)",
+ "location": {
+ "column": "17",
+ "line": "323",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickPrio",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetTickPrio(void)",
+ "location": {
+ "column": "10",
+ "line": "332",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetTickPrio",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SetTickFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "341",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_SetTickFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@12895@F@HAL_SetTickFreq@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "343",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@12934@F@HAL_SetTickFreq@prevTickFreq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prevTickFreq",
+ "location": {
+ "column": "23",
+ "line": "344",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "prevTickFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetTickFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_TickFreqTypeDef HAL_GetTickFreq(void)",
+ "location": {
+ "column": "21",
+ "line": "373",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetTickFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_Delay",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_Delay(uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "389",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_Delay",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@14158@F@HAL_Delay@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "391",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal.c@14197@F@HAL_Delay@wait",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "wait",
+ "location": {
+ "column": "12",
+ "line": "392",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "wait",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SuspendTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_SuspendTick(void)",
+ "location": {
+ "column": "13",
+ "line": "415",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_SuspendTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_ResumeTick",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_ResumeTick(void)",
+ "location": {
+ "column": "13",
+ "line": "431",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_ResumeTick",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetHalVersion",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetHalVersion(void)",
+ "location": {
+ "column": "10",
+ "line": "441",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetHalVersion",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetREVID",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetREVID(void)",
+ "location": {
+ "column": "10",
+ "line": "450",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetREVID",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetDEVID",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetDEVID(void)",
+ "location": {
+ "column": "10",
+ "line": "459",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetDEVID",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_EnableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "468",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_EnableDBGSleepMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGSleepMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_DisableDBGSleepMode(void)",
+ "location": {
+ "column": "6",
+ "line": "477",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_DisableDBGSleepMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStopMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_EnableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "486",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStopMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStopMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_DisableDBGStopMode(void)",
+ "location": {
+ "column": "6",
+ "line": "495",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStopMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_EnableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_EnableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "504",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_EnableDBGStandbyMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DBGMCU_DisableDBGStandbyMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DBGMCU_DisableDBGStandbyMode(void)",
+ "location": {
+ "column": "6",
+ "line": "513",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DBGMCU_DisableDBGStandbyMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EnableCompensationCell",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_EnableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "524",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_EnableCompensationCell",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DisableCompensationCell",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DisableCompensationCell(void)",
+ "location": {
+ "column": "6",
+ "line": "535",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_DisableCompensationCell",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw0",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetUIDw0(void)",
+ "location": {
+ "column": "10",
+ "line": "544",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetUIDw0",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw1",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetUIDw1(void)",
+ "location": {
+ "column": "10",
+ "line": "553",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetUIDw1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GetUIDw2",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_GetUIDw2(void)",
+ "location": {
+ "column": "10",
+ "line": "562",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal.c"
+ },
+ "name": "HAL_GetUIDw2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@NMI_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void NMI_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "17",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "NMI_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HardFault_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HardFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "HardFault_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@MemManage_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void MemManage_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "35",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "MemManage_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@BusFault_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void BusFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "BusFault_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UsageFault_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UsageFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "UsageFault_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SVC_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void SVC_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "62",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "SVC_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@DebugMon_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void DebugMon_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "DebugMon_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@PendSV_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void PendSV_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "76",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "PendSV_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SysTick_Handler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void SysTick_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "SysTick_Handler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@USART1_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void USART1_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "97",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Src\\stm32f4xx_it.c"
+ },
+ "name": "USART1_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_it.h@938@macro@__STM32F4xx_IT_H",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__STM32F4xx_IT_H",
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "__STM32F4xx_IT_H",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@NMI_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void NMI_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "NMI_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HardFault_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void HardFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "HardFault_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@MemManage_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void MemManage_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "52",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "MemManage_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@BusFault_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void BusFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "53",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "BusFault_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UsageFault_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UsageFault_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "54",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "UsageFault_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SVC_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SVC_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "55",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "SVC_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@DebugMon_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void DebugMon_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "56",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "DebugMon_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@PendSV_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void PendSV_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "57",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "PendSV_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@SysTick_Handler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void SysTick_Handler(void)",
+ "location": {
+ "column": "6",
+ "line": "58",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "SysTick_Handler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@USART1_IRQHandler",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void USART1_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "59",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Inc\\stm32f4xx_it.h"
+ },
+ "name": "USART1_IRQHandler",
+ "origin": "user_include",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_SetPriorityGrouping(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "143",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_SetPriorityGrouping",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_SetPriority(IRQn_Type, uint32_t, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "165",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_SetPriority",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_cortex.c@7662@F@HAL_NVIC_SetPriority@prioritygroup",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "prioritygroup",
+ "location": {
+ "column": "12",
+ "line": "167",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "prioritygroup",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_EnableIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_EnableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "187",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_EnableIRQ",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_DisableIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_DisableIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "203",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_DisableIRQ",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SystemReset",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_SystemReset(void)",
+ "location": {
+ "column": "6",
+ "line": "216",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_SystemReset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Config",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_SYSTICK_Config(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "229",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_SYSTICK_Config",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Disable",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MPU_Disable(void)",
+ "location": {
+ "column": "6",
+ "line": "258",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_MPU_Disable",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_Enable",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MPU_Enable(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "281",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_MPU_Enable",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MPU_ConfigRegion",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "300",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_MPU_ConfigRegion",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriorityGrouping",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_NVIC_GetPriorityGrouping(void)",
+ "location": {
+ "column": "10",
+ "line": "344",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_GetPriorityGrouping",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPriority",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_GetPriority(IRQn_Type, uint32_t, uint32_t *, uint32_t *)",
+ "location": {
+ "column": "6",
+ "line": "371",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_GetPriority",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_SetPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_SetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "386",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_SetPendingIRQ",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "404",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_GetPendingIRQ",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_ClearPendingIRQ",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_NVIC_ClearPendingIRQ(IRQn_Type)",
+ "location": {
+ "column": "6",
+ "line": "420",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_ClearPendingIRQ",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_NVIC_GetActive",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_NVIC_GetActive(IRQn_Type)",
+ "location": {
+ "column": "10",
+ "line": "437",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_NVIC_GetActive",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_CLKSourceConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_SYSTICK_CLKSourceConfig(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "454",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_SYSTICK_CLKSourceConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_SYSTICK_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "472",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_SYSTICK_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_SYSTICK_Callback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_SYSTICK_Callback(void)",
+ "location": {
+ "column": "13",
+ "line": "481",
+ "path": "d:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_cortex.c"
+ },
+ "name": "HAL_SYSTICK_Callback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@SA@DMA_Base_Registers",
+ "What": "Struct",
+ "defdec": "Def",
+ "display": "",
+ "location": {
+ "column": "9",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "members": [
+ {
+ "ID": "c:@SA@DMA_Base_Registers@FI@ISR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "ISR",
+ "location": {
+ "column": "17",
+ "line": "114",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "ISR",
+ "origin": "project_file",
+ "scope": "_anonymous_stm32f4xx_hal_dma_c_112_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Base_Registers@FI@Reserved0",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "Reserved0",
+ "location": {
+ "column": "17",
+ "line": "115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "Reserved0",
+ "origin": "project_file",
+ "scope": "_anonymous_stm32f4xx_hal_dma_c_112_9"
+ },
+ {
+ "ID": "c:@SA@DMA_Base_Registers@FI@IFCR",
+ "What": "FieldDecl",
+ "defdec": "Def",
+ "display": "IFCR",
+ "location": {
+ "column": "17",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "IFCR",
+ "origin": "project_file",
+ "scope": "_anonymous_stm32f4xx_hal_dma_c_112_9"
+ }
+ ],
+ "name": "",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@DMA_Base_Registers",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "struct DMA_Base_Registers",
+ "location": {
+ "column": "3",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_Base_Registers",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@5870@macro@HAL_TIMEOUT_DMA_ABORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "HAL_TIMEOUT_DMA_ABORT",
+ "location": {
+ "column": "10",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_TIMEOUT_DMA_ABORT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_SetConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void DMA_SetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "133",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_SetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_CalcBaseAndBitshift",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "17",
+ "line": "134",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_CalcBaseAndBitshift",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_CheckFifoParam",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_CheckFifoParam",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "171",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@7686@F@HAL_DMA_Init@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "12",
+ "line": "173",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@7708@F@HAL_DMA_Init@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "174",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@7747@F@HAL_DMA_Init@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "175",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@12559@F@HAL_DMA_DeInit@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "312",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "408",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_Start",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@15495@F@HAL_DMA_Start@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Start_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_Start_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@16838@F@HAL_DMA_Start_IT@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@16924@F@HAL_DMA_Start_IT@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_Abort",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@18782@F@HAL_DMA_Abort@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@18863@F@HAL_DMA_Abort@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_Abort_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_Abort_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_PollForTransfer",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *, HAL_DMA_LevelCompleteTypeDef, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "611",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_PollForTransfer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@21698@F@HAL_DMA_PollForTransfer@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "613",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@21737@F@HAL_DMA_PollForTransfer@mask_cpltlevel",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "mask_cpltlevel",
+ "location": {
+ "column": "12",
+ "line": "614",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "mask_cpltlevel",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@21765@F@HAL_DMA_PollForTransfer@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "615",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@21805@F@HAL_DMA_PollForTransfer@tmpisr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpisr",
+ "location": {
+ "column": "12",
+ "line": "616",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tmpisr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@21875@F@HAL_DMA_PollForTransfer@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_DMA_IRQHandler(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@25458@F@HAL_DMA_IRQHandler@tmpisr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpisr",
+ "location": {
+ "column": "12",
+ "line": "749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tmpisr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@25478@F@HAL_DMA_IRQHandler@count",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "count",
+ "location": {
+ "column": "17",
+ "line": "750",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "count",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@25507@F@HAL_DMA_IRQHandler@timeout",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "timeout",
+ "location": {
+ "column": "12",
+ "line": "751",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "timeout",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@25602@F@HAL_DMA_IRQHandler@regs",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regs",
+ "location": {
+ "column": "23",
+ "line": "754",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "regs",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_RegisterCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef, void (*)(DMA_HandleTypeDef *))",
+ "location": {
+ "column": "19",
+ "line": "968",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_RegisterCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@32415@F@HAL_DMA_RegisterCallback@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "971",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_UnRegisterCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *, HAL_DMA_CallbackIDTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "1028",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_UnRegisterCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@33887@F@HAL_DMA_UnRegisterCallback@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1030",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetState",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "22",
+ "line": "1113",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_GetState",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMA_GetError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "10",
+ "line": "1124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "HAL_DMA_GetError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_SetConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void DMA_SetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "1150",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_SetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_CalcBaseAndBitshift",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "17",
+ "line": "1184",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_CalcBaseAndBitshift",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@37929@F@DMA_CalcBaseAndBitshift@stream_number",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "stream_number",
+ "location": {
+ "column": "12",
+ "line": "1186",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "stream_number",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@38089@F@DMA_CalcBaseAndBitshift@flagBitshiftOffset",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "flagBitshiftOffset",
+ "location": {
+ "column": "24",
+ "line": "1189",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "flagBitshiftOffset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@F@DMA_CheckFifoParam",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "1212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "DMA_CheckFifoParam",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@38958@F@DMA_CheckFifoParam@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma.c@38996@F@DMA_CheckFifoParam@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "12",
+ "line": "1215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@3981@macro@FLASH_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@pFlash",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pFlash",
+ "location": {
+ "column": "22",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "pFlash",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_DoubleWord",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Program_DoubleWord(uint32_t, uint64_t)",
+ "location": {
+ "column": "15",
+ "line": "116",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_DoubleWord",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_Word",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Program_Word(uint32_t, uint32_t)",
+ "location": {
+ "column": "15",
+ "line": "117",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_Word",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_HalfWord",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Program_HalfWord(uint32_t, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "118",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_HalfWord",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_Byte",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_Program_Byte(uint32_t, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "119",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_Byte",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_SetErrorCode",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_SetErrorCode(void)",
+ "location": {
+ "column": "15",
+ "line": "120",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_SetErrorCode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_WaitForLastOperation",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "122",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_WaitForLastOperation",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "156",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_Program",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@6158@F@HAL_FLASH_Program@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "158",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Program_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t, uint32_t, uint64_t)",
+ "location": {
+ "column": "19",
+ "line": "214",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_Program_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@8019@F@HAL_FLASH_Program_IT@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_FLASH_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "261",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@9229@F@HAL_FLASH_IRQHandler@addresstmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "addresstmp",
+ "location": {
+ "column": "12",
+ "line": "263",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "addresstmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_EndOfOperationCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_FLASH_EndOfOperationCallback(uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "384",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_EndOfOperationCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OperationErrorCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_FLASH_OperationErrorCallback(uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_OperationErrorCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Unlock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_Unlock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@14979@F@HAL_FLASH_Unlock@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_Lock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "457",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_Lock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Unlock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)",
+ "location": {
+ "column": "19",
+ "line": "469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_OB_Unlock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Lock",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)",
+ "location": {
+ "column": "19",
+ "line": "489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_OB_Lock",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_OB_Launch",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)",
+ "location": {
+ "column": "19",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_OB_Launch",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASH_GetError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_FLASH_GetError(void)",
+ "location": {
+ "column": "10",
+ "line": "538",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "HAL_FLASH_GetError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_WaitForLastOperation",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_WaitForLastOperation",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@18125@F@FLASH_WaitForLastOperation@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_DoubleWord",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_Program_DoubleWord(uint32_t, uint64_t)",
+ "location": {
+ "column": "13",
+ "line": "612",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_DoubleWord",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_Word",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_Program_Word(uint32_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "646",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_Word",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_HalfWord",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_Program_HalfWord(uint32_t, uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_HalfWord",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_Program_Byte",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_Program_Byte(uint32_t, uint8_t)",
+ "location": {
+ "column": "13",
+ "line": "696",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_Program_Byte",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash.c@F@FLASH_SetErrorCode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_SetErrorCode(void)",
+ "location": {
+ "column": "13",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash.c"
+ },
+ "name": "FLASH_SetErrorCode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma_ex.c@F@DMA_MultiBufferSetConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "61",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "DMA_MultiBufferSetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma_ex.c@4305@F@HAL_DMAEx_MultiBufferStart@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_MultiBufferStart_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "155",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "HAL_DMAEx_MultiBufferStart_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma_ex.c@6157@F@HAL_DMAEx_MultiBufferStart_IT@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_DMAEx_ChangeMemory",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *, uint32_t, HAL_DMA_MemoryTypeDef)",
+ "location": {
+ "column": "19",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "HAL_DMAEx_ChangeMemory",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_dma_ex.c@F@DMA_MultiBufferSetConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *, uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "277",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_dma_ex.c"
+ },
+ "name": "DMA_MultiBufferSetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@3511@macro@FLASH_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "FLASH_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "82",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@pFlash",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pFlash",
+ "location": {
+ "column": "29",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "pFlash",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_MassErase",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void FLASH_MassErase(uint8_t, uint32_t)",
+ "location": {
+ "column": "27",
+ "line": "102",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_MassErase",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_EnableWRP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t, uint32_t)",
+ "location": {
+ "column": "27",
+ "line": "103",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_EnableWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_DisableWRP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t, uint32_t)",
+ "location": {
+ "column": "27",
+ "line": "104",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_DisableWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_RDP_LevelConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t)",
+ "location": {
+ "column": "27",
+ "line": "105",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_RDP_LevelConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_UserConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t, uint8_t, uint8_t)",
+ "location": {
+ "column": "27",
+ "line": "106",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_UserConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_BOR_LevelConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t)",
+ "location": {
+ "column": "27",
+ "line": "107",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_BOR_LevelConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetUser",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint8_t FLASH_OB_GetUser(void)",
+ "location": {
+ "column": "27",
+ "line": "108",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetUser",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetWRP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint16_t FLASH_OB_GetWRP(void)",
+ "location": {
+ "column": "27",
+ "line": "109",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetRDP",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint8_t FLASH_OB_GetRDP(void)",
+ "location": {
+ "column": "27",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetRDP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetBOR",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "uint8_t FLASH_OB_GetBOR(void)",
+ "location": {
+ "column": "27",
+ "line": "111",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetBOR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_WaitForLastOperation",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t)",
+ "location": {
+ "column": "34",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_WaitForLastOperation",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "19",
+ "line": "162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "HAL_FLASHEx_Erase",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@7276@F@HAL_FLASHEx_Erase@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@7317@F@HAL_FLASHEx_Erase@index",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "index",
+ "location": {
+ "column": "12",
+ "line": "165",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "index",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_Erase_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "233",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "HAL_FLASHEx_Erase_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@9542@F@HAL_FLASHEx_Erase_IT@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "235",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBProgram",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "286",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "HAL_FLASHEx_OBProgram",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@11202@F@HAL_FLASHEx_OBProgram@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_FLASHEx_OBGetConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "345",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "HAL_FLASHEx_OBGetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_MassErase",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_MassErase(uint8_t, uint32_t)",
+ "location": {
+ "column": "13",
+ "line": "953",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_MassErase",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_Erase_Sector",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_Erase_Sector(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_Erase_Sector",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@39302@F@FLASH_Erase_Sector@tmp_psize",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp_psize",
+ "location": {
+ "column": "12",
+ "line": "984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "tmp_psize",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_EnableWRP",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t, uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "1032",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_EnableWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@41010@F@FLASH_OB_EnableWRP@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1034",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_DisableWRP",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t, uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "1068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_DisableWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@42336@F@FLASH_OB_DisableWRP@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1070",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_RDP_LevelConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t)",
+ "location": {
+ "column": "26",
+ "line": "1162",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_RDP_LevelConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@45754@F@FLASH_OB_RDP_LevelConfig@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_UserConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t, uint8_t, uint8_t)",
+ "location": {
+ "column": "26",
+ "line": "1196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_UserConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@47079@F@FLASH_OB_UserConfig@optiontmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "optiontmp",
+ "location": {
+ "column": "11",
+ "line": "1198",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "optiontmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@47108@F@FLASH_OB_UserConfig@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1199",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_BOR_LevelConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t)",
+ "location": {
+ "column": "26",
+ "line": "1231",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_BOR_LevelConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetUser",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t FLASH_OB_GetUser(void)",
+ "location": {
+ "column": "16",
+ "line": "1249",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetUser",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetWRP",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t FLASH_OB_GetWRP(void)",
+ "location": {
+ "column": "17",
+ "line": "1259",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetWRP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetRDP",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t FLASH_OB_GetRDP(void)",
+ "location": {
+ "column": "16",
+ "line": "1273",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetRDP",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@49589@F@FLASH_OB_GetRDP@readstatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "readstatus",
+ "location": {
+ "column": "11",
+ "line": "1275",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "readstatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_flash_ex.c@F@FLASH_OB_GetBOR",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t FLASH_OB_GetBOR(void)",
+ "location": {
+ "column": "16",
+ "line": "1301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_OB_GetBOR",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@FLASH_FlushCaches",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void FLASH_FlushCaches(void)",
+ "location": {
+ "column": "6",
+ "line": "1311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_flash_ex.c"
+ },
+ "name": "FLASH_FlushCaches",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_SetConfigLine",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_SetConfigLine",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@5477@F@HAL_EXTI_SetConfigLine@regval",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regval",
+ "location": {
+ "column": "12",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "regval",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@5497@F@HAL_EXTI_SetConfigLine@linepos",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "linepos",
+ "location": {
+ "column": "12",
+ "line": "146",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "linepos",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@5518@F@HAL_EXTI_SetConfigLine@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetConfigLine",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *, EXTI_ConfigTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "238",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_GetConfigLine",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@7906@F@HAL_EXTI_GetConfigLine@regval",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regval",
+ "location": {
+ "column": "12",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "regval",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@7926@F@HAL_EXTI_GetConfigLine@linepos",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "linepos",
+ "location": {
+ "column": "12",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "linepos",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@7947@F@HAL_EXTI_GetConfigLine@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "242",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearConfigLine",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "317",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_ClearConfigLine",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@9955@F@HAL_EXTI_ClearConfigLine@regval",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regval",
+ "location": {
+ "column": "12",
+ "line": "319",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "regval",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@9975@F@HAL_EXTI_ClearConfigLine@linepos",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "linepos",
+ "location": {
+ "column": "12",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "linepos",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@9996@F@HAL_EXTI_ClearConfigLine@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "321",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_RegisterCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *, EXTI_CallbackIDTypeDef, void (*)(void))",
+ "location": {
+ "column": "19",
+ "line": "370",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_RegisterCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@11473@F@HAL_EXTI_RegisterCallback@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "372",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetHandle",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "395",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_GetHandle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@12854@F@HAL_EXTI_IRQHandler@regval",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regval",
+ "location": {
+ "column": "12",
+ "line": "437",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "regval",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@12874@F@HAL_EXTI_IRQHandler@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "438",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GetPending",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "467",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_GetPending",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@13729@F@HAL_EXTI_GetPending@regval",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "regval",
+ "location": {
+ "column": "12",
+ "line": "469",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "regval",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@13749@F@HAL_EXTI_GetPending@linepos",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "linepos",
+ "location": {
+ "column": "12",
+ "line": "470",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "linepos",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@13770@F@HAL_EXTI_GetPending@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "471",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_ClearPending",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "496",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_ClearPending",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@14625@F@HAL_EXTI_ClearPending@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_EXTI_GenerateSWI",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "HAL_EXTI_GenerateSWI",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_exti.c@15141@F@HAL_EXTI_GenerateSWI@maskline",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "maskline",
+ "location": {
+ "column": "12",
+ "line": "519",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_exti.c"
+ },
+ "name": "maskline",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@3960@macro@__MCO1_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__MCO1_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "89",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "__MCO1_CLK_ENABLE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@4020@macro@MCO1_GPIO_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCO1_GPIO_PORT",
+ "location": {
+ "column": "9",
+ "line": "90",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "MCO1_GPIO_PORT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@4057@macro@MCO1_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCO1_PIN",
+ "location": {
+ "column": "9",
+ "line": "91",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "MCO1_PIN",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@4101@macro@__MCO2_CLK_ENABLE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "__MCO2_CLK_ENABLE",
+ "location": {
+ "column": "9",
+ "line": "93",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "__MCO2_CLK_ENABLE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@4161@macro@MCO2_GPIO_PORT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCO2_GPIO_PORT",
+ "location": {
+ "column": "9",
+ "line": "94",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "MCO2_GPIO_PORT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@4199@macro@MCO2_PIN",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MCO2_PIN",
+ "location": {
+ "column": "9",
+ "line": "95",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "MCO2_PIN",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
+ "location": {
+ "column": "26",
+ "line": "202",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_OscConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "221",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_OscConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@10540@F@HAL_RCC_OscConfig@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@10540@F@HAL_RCC_OscConfig@pll_config",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pll_config",
+ "location": {
+ "column": "23",
+ "line": "223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "pll_config",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@16133@F@HAL_RCC_OscConfig@pwrclkchanged",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pwrclkchanged",
+ "location": {
+ "column": "22",
+ "line": "393",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "pwrclkchanged",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@16470@F@HAL_RCC_OscConfig@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "7",
+ "line": "402",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_ClockConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "593",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_ClockConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@24050@F@HAL_RCC_ClockConfig@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "595",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_MCOConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_MCOConfig(uint32_t, uint32_t, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "777",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_MCOConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@31402@F@HAL_RCC_MCOConfig@GPIO_InitStruct",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "GPIO_InitStruct",
+ "location": {
+ "column": "20",
+ "line": "779",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "GPIO_InitStruct",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@31689@F@HAL_RCC_MCOConfig@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "789",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@32543@F@HAL_RCC_MCOConfig@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "813",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_EnableCSS",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_EnableCSS(void)",
+ "location": {
+ "column": "6",
+ "line": "843",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_EnableCSS",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DisableCSS",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_DisableCSS(void)",
+ "location": {
+ "column": "6",
+ "line": "852",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_DisableCSS",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetSysClockFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_RCC_GetSysClockFreq(void)",
+ "location": {
+ "column": "17",
+ "line": "887",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetSysClockFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@35756@F@HAL_RCC_GetSysClockFreq@pllm",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pllm",
+ "location": {
+ "column": "12",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "pllm",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@35756@F@HAL_RCC_GetSysClockFreq@pllvco",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllvco",
+ "location": {
+ "column": "23",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "pllvco",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@35756@F@HAL_RCC_GetSysClockFreq@pllp",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "pllp",
+ "location": {
+ "column": "36",
+ "line": "889",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "pllp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc.c@35803@F@HAL_RCC_GetSysClockFreq@sysclockfreq",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "sysclockfreq",
+ "location": {
+ "column": "12",
+ "line": "890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "sysclockfreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetHCLKFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_RCC_GetHCLKFreq(void)",
+ "location": {
+ "column": "10",
+ "line": "943",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetHCLKFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK1Freq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_RCC_GetPCLK1Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetPCLK1Freq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetPCLK2Freq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_RCC_GetPCLK2Freq(void)",
+ "location": {
+ "column": "10",
+ "line": "966",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetPCLK2Freq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetOscConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "979",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetOscConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_GetClockConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *, uint32_t *)",
+ "location": {
+ "column": "6",
+ "line": "1058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_GetClockConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_NMI_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_NMI_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "1084",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_NMI_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_CSSCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCC_CSSCallback(void)",
+ "location": {
+ "column": "13",
+ "line": "1101",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc.c"
+ },
+ "name": "HAL_RCC_CSSCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@5607@macro@GPIO_NUMBER",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "GPIO_NUMBER",
+ "location": {
+ "column": "9",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "GPIO_NUMBER",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@7278@F@HAL_GPIO_Init@position",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "position",
+ "location": {
+ "column": "12",
+ "line": "166",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "position",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@7300@F@HAL_GPIO_Init@ioposition",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ioposition",
+ "location": {
+ "column": "12",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "ioposition",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@7332@F@HAL_GPIO_Init@iocurrent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "iocurrent",
+ "location": {
+ "column": "12",
+ "line": "168",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "iocurrent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@7363@F@HAL_GPIO_Init@temp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "temp",
+ "location": {
+ "column": "12",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "temp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@10216@F@HAL_GPIO_Init@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "9",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_DeInit(GPIO_TypeDef *, uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@11959@F@HAL_GPIO_DeInit@position",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "position",
+ "location": {
+ "column": "12",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "position",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@11981@F@HAL_GPIO_DeInit@ioposition",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "ioposition",
+ "location": {
+ "column": "12",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "ioposition",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@12013@F@HAL_GPIO_DeInit@iocurrent",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "iocurrent",
+ "location": {
+ "column": "12",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "iocurrent",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@12044@F@HAL_GPIO_DeInit@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "12",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_ReadPin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "375",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_ReadPin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@14862@F@HAL_GPIO_ReadPin@bitstatus",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitstatus",
+ "location": {
+ "column": "17",
+ "line": "377",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "bitstatus",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_WritePin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_WritePin(GPIO_TypeDef *, uint16_t, GPIO_PinState)",
+ "location": {
+ "column": "6",
+ "line": "410",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_WritePin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_TogglePin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_TogglePin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_TogglePin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@16810@F@HAL_GPIO_TogglePin@odr",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "odr",
+ "location": {
+ "column": "12",
+ "line": "435",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "odr",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_LockPin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "458",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_LockPin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_gpio.c@17778@F@HAL_GPIO_LockPin@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "17",
+ "line": "460",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_EXTI_IRQHandler(uint16_t)",
+ "location": {
+ "column": "6",
+ "line": "492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_EXTI_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_GPIO_EXTI_Callback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_GPIO_EXTI_Callback(uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "507",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_gpio.c"
+ },
+ "name": "HAL_GPIO_EXTI_Callback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@1616@macro@PVD_MODE_IT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVD_MODE_IT",
+ "location": {
+ "column": "9",
+ "line": "48",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "PVD_MODE_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@1663@macro@PVD_MODE_EVT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVD_MODE_EVT",
+ "location": {
+ "column": "9",
+ "line": "49",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "PVD_MODE_EVT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@1710@macro@PVD_RISING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVD_RISING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "PVD_RISING_EDGE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@1757@macro@PVD_FALLING_EDGE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PVD_FALLING_EDGE",
+ "location": {
+ "column": "9",
+ "line": "51",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "PVD_FALLING_EDGE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DeInit(void)",
+ "location": {
+ "column": "6",
+ "line": "92",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableBkUpAccess",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "110",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnableBkUpAccess",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@4061@F@HAL_PWR_EnableBkUpAccess@dummyread",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dummyread",
+ "location": {
+ "column": "17",
+ "line": "112",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "dummyread",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableBkUpAccess",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DisableBkUpAccess(void)",
+ "location": {
+ "column": "6",
+ "line": "130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DisableBkUpAccess",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr.c@4871@F@HAL_PWR_DisableBkUpAccess@dummyread",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dummyread",
+ "location": {
+ "column": "17",
+ "line": "132",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "dummyread",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_ConfigPVD",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "268",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_ConfigPVD",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnablePVD",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnablePVD",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisablePVD",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DisablePVD(void)",
+ "location": {
+ "column": "6",
+ "line": "320",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DisablePVD",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableWakeUpPin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "334",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnableWakeUpPin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableWakeUpPin",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DisableWakeUpPin(uint32_t)",
+ "location": {
+ "column": "6",
+ "line": "352",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DisableWakeUpPin",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSLEEPMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnterSLEEPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "381",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnterSLEEPMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTOPMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnterSTOPMode(uint32_t, uint8_t)",
+ "location": {
+ "column": "6",
+ "line": "424",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnterSTOPMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnterSTANDBYMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnterSTANDBYMode(void)",
+ "location": {
+ "column": "6",
+ "line": "463",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnterSTANDBYMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVD_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_PVD_IRQHandler(void)",
+ "location": {
+ "column": "6",
+ "line": "484",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_PVD_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_PVDCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_PVDCallback(void)",
+ "location": {
+ "column": "13",
+ "line": "501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_PVDCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSleepOnExit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "516",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnableSleepOnExit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSleepOnExit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DisableSleepOnExit(void)",
+ "location": {
+ "column": "6",
+ "line": "528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DisableSleepOnExit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_EnableSEVOnPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_EnableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_EnableSEVOnPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWR_DisableSEVOnPend",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWR_DisableSEVOnPend(void)",
+ "location": {
+ "column": "6",
+ "line": "552",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr.c"
+ },
+ "name": "HAL_PWR_DisableSEVOnPend",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@1507@macro@PWR_OVERDRIVE_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_OVERDRIVE_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "43",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "PWR_OVERDRIVE_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@1551@macro@PWR_UDERDRIVE_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_UDERDRIVE_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "44",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "PWR_UDERDRIVE_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@1595@macro@PWR_BKPREG_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_BKPREG_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "45",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "PWR_BKPREG_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@1639@macro@PWR_VOSRDY_TIMEOUT_VALUE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "PWR_VOSRDY_TIMEOUT_VALUE",
+ "location": {
+ "column": "9",
+ "line": "46",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "PWR_VOSRDY_TIMEOUT_VALUE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableBkUpReg",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "143",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_EnableBkUpReg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@6799@F@HAL_PWREx_EnableBkUpReg@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableBkUpReg",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)",
+ "location": {
+ "column": "19",
+ "line": "167",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_DisableBkUpReg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@7313@F@HAL_PWREx_DisableBkUpReg@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_EnableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWREx_EnableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "191",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_EnableFlashPowerDown",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_DisableFlashPowerDown",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_PWREx_DisableFlashPowerDown(void)",
+ "location": {
+ "column": "6",
+ "line": "200",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_DisableFlashPowerDown",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_GetVoltageRange",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_PWREx_GetVoltageRange(void)",
+ "location": {
+ "column": "10",
+ "line": "213",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_GetVoltageRange",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_PWREx_ControlVoltageScaling",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "234",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "HAL_PWREx_ControlVoltageScaling",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@9826@F@HAL_PWREx_ControlVoltageScaling@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "236",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@9966@F@HAL_PWREx_ControlVoltageScaling@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "3",
+ "line": "241",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_pwr_ex.c@10020@F@HAL_PWREx_ControlVoltageScaling@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "3",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_pwr_ex.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndTxTransfer",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_EndTxTransfer(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndTxTransfer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndRxTransfer",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_EndRxTransfer(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "288",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndRxTransfer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATransmitCplt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMATransmitCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "289",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATransmitCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAReceiveCplt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMAReceiveCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "290",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAReceiveCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxHalfCplt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMATxHalfCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "291",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxHalfCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxHalfCplt",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMARxHalfCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "292",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxHalfCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMAError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAAbortOnError",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMAAbortOnError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "294",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAAbortOnError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxAbortCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMATxAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "295",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxAbortCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMARxAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxOnlyAbortCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "297",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxOnlyAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxOnlyAbortCallback",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "298",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxOnlyAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_Transmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "299",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Transmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndTransmit_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "300",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndTransmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_Receive_IT",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Receive_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_WaitOnFlagUntilTimeout",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *, uint32_t, FlagStatus, uint32_t, uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_WaitOnFlagUntilTimeout",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_SetConfig",
+ "What": "Function",
+ "defdec": "Dec",
+ "display": "void UART_SetConfig(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "304",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_SetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "433",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_HalfDuplex_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "506",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_LIN_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_Init",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *, uint8_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_MultiProcessor_Init",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_MspInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_MspInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_MspDeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_MspDeInit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "724",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_MspDeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "1135",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Transmit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@45218@F@HAL_UART_Transmit@pdata8bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata8bits",
+ "location": {
+ "column": "13",
+ "line": "1137",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata8bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@45243@F@HAL_UART_Transmit@pdata16bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata16bits",
+ "location": {
+ "column": "13",
+ "line": "1138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata16bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@45269@F@HAL_UART_Transmit@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "1139",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *, uint8_t *, uint16_t, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "1223",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Receive",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@47799@F@HAL_UART_Receive@pdata8bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata8bits",
+ "location": {
+ "column": "13",
+ "line": "1225",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata8bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@47824@F@HAL_UART_Receive@pdata16bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata16bits",
+ "location": {
+ "column": "13",
+ "line": "1226",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata16bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@47850@F@HAL_UART_Receive@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "1227",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1314",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Transmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Receive_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Transmit_DMA",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1394",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Transmit_DMA",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@53208@F@HAL_UART_Transmit_DMA@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "13",
+ "line": "1396",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@54546@F@HAL_UART_Transmit_DMA@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1440",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Receive_DMA",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1462",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Receive_DMA",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAPause",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1492",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_DMAPause",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@56273@F@HAL_UART_DMAPause@dmarequest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dmarequest",
+ "location": {
+ "column": "12",
+ "line": "1494",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "dmarequest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@56539@F@HAL_UART_DMAPause@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@56836@F@HAL_UART_DMAPause@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@56897@F@HAL_UART_DMAPause@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1511",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@57002@F@HAL_UART_DMAPause@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAResume",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1529",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_DMAResume",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@57586@F@HAL_UART_DMAResume@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1537",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@57771@F@HAL_UART_DMAResume@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "1543",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@57896@F@HAL_UART_DMAResume@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1546",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@57955@F@HAL_UART_DMAResume@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1547",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@58057@F@HAL_UART_DMAResume@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1550",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_DMAStop",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1565",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_DMAStop",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@58490@F@HAL_UART_DMAStop@dmarequest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dmarequest",
+ "location": {
+ "column": "12",
+ "line": "1567",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "dmarequest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@59092@F@HAL_UART_DMAStop@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1578",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@59502@F@HAL_UART_DMAStop@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1592",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *, uint8_t *, uint16_t, uint16_t *, uint32_t)",
+ "location": {
+ "column": "19",
+ "line": "1620",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@61099@F@HAL_UARTEx_ReceiveToIdle@pdata8bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata8bits",
+ "location": {
+ "column": "13",
+ "line": "1623",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata8bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@61124@F@HAL_UARTEx_ReceiveToIdle@pdata16bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata16bits",
+ "location": {
+ "column": "13",
+ "line": "1624",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata16bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@61150@F@HAL_UARTEx_ReceiveToIdle@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "1625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@62395@F@HAL_UARTEx_ReceiveToIdle@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "9",
+ "line": "1671",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1747",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@65164@F@HAL_UARTEx_ReceiveToIdle_IT@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@65756@F@HAL_UARTEx_ReceiveToIdle_IT@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "9",
+ "line": "1771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@65799@F@HAL_UARTEx_ReceiveToIdle_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "1772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_ReceiveToIdle_DMA",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "1808",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UARTEx_ReceiveToIdle_DMA",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@67592@F@HAL_UARTEx_ReceiveToIdle_DMA@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "21",
+ "line": "1810",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@68185@F@HAL_UARTEx_ReceiveToIdle_DMA@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "9",
+ "line": "1832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@68228@F@HAL_UARTEx_ReceiveToIdle_DMA@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "1833",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Abort",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@69567@F@HAL_UART_Abort@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "1868",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@69682@F@HAL_UART_Abort@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "1869",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@69883@F@HAL_UART_Abort@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1874",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@70073@F@HAL_UART_Abort@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1880",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@70840@F@HAL_UART_Abort@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1905",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "1954",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortTransmit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@72685@F@HAL_UART_AbortTransmit@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "1957",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@72886@F@HAL_UART_AbortTransmit@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "1962",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2005",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortReceive",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@74549@F@HAL_UART_AbortReceive@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2008",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@74629@F@HAL_UART_AbortReceive@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2009",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@74830@F@HAL_UART_AbortReceive@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2014",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@75020@F@HAL_UART_AbortReceive@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2020",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_Abort_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2066",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_Abort_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@76820@F@HAL_UART_Abort_IT@AbortCplt",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "AbortCplt",
+ "location": {
+ "column": "12",
+ "line": "2068",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "AbortCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@76953@F@HAL_UART_Abort_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2071",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@77068@F@HAL_UART_Abort_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2072",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@77269@F@HAL_UART_Abort_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2077",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@78469@F@HAL_UART_Abort_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2115",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@79153@F@HAL_UART_Abort_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2138",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmit_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2201",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortTransmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@81637@F@HAL_UART_AbortTransmit_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2204",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@81838@F@HAL_UART_AbortTransmit_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2209",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceive_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2278",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortReceive_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@84687@F@HAL_UART_AbortReceive_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2281",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@84767@F@HAL_UART_AbortReceive_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2282",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@84968@F@HAL_UART_AbortReceive_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2287",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@85158@F@HAL_UART_AbortReceive_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_IRQHandler",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_IRQHandler(UART_HandleTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "2356",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_IRQHandler",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@87402@F@HAL_UART_IRQHandler@isrflags",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "isrflags",
+ "location": {
+ "column": "12",
+ "line": "2358",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "isrflags",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@87458@F@HAL_UART_IRQHandler@cr1its",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cr1its",
+ "location": {
+ "column": "12",
+ "line": "2359",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "cr1its",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@87515@F@HAL_UART_IRQHandler@cr3its",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "cr3its",
+ "location": {
+ "column": "12",
+ "line": "2360",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "cr3its",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@87572@F@HAL_UART_IRQHandler@errorflags",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "errorflags",
+ "location": {
+ "column": "12",
+ "line": "2361",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "errorflags",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@87604@F@HAL_UART_IRQHandler@dmarequest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dmarequest",
+ "location": {
+ "column": "12",
+ "line": "2362",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "dmarequest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@90280@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "11",
+ "line": "2427",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@92409@F@HAL_UART_IRQHandler@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "2489",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@92836@F@HAL_UART_IRQHandler@nb_remaining_rx_data",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nb_remaining_rx_data",
+ "location": {
+ "column": "16",
+ "line": "2498",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "nb_remaining_rx_data",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@93351@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "11",
+ "line": "2509",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@93418@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "11",
+ "line": "2510",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@93618@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "11",
+ "line": "2514",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@93873@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "11",
+ "line": "2520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@94705@F@HAL_UART_IRQHandler@nb_rx_data",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "nb_rx_data",
+ "location": {
+ "column": "16",
+ "line": "2540",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "nb_rx_data",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@94930@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "2545",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@95109@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "2548",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@95358@F@HAL_UART_IRQHandler@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "2554",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_TxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2588",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_TxCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_TxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2603",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_TxHalfCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_RxCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2618",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_RxCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_RxHalfCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2633",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_RxHalfCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_ErrorCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_ErrorCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2648",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_ErrorCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2662",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortTransmitCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2677",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortTransmitCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_AbortReceiveCpltCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2692",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_AbortReceiveCpltCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UARTEx_RxEventCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *, uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "2709",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UARTEx_RxEventCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_LIN_SendBreak",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2749",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_LIN_SendBreak",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@102468@F@HAL_LIN_SendBreak@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2760",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_EnterMuteMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2776",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_MultiProcessor_EnterMuteMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@103215@F@HAL_MultiProcessor_EnterMuteMode@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2787",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_MultiProcessor_ExitMuteMode",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2803",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_MultiProcessor_ExitMuteMode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@103976@F@HAL_MultiProcessor_ExitMuteMode@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "2814",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableTransmitter",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2830",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_HalfDuplex_EnableTransmitter",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@104502@F@HAL_HalfDuplex_EnableTransmitter@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "12",
+ "line": "2832",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_HalfDuplex_EnableReceiver",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2865",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_HalfDuplex_EnableReceiver",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@105520@F@HAL_HalfDuplex_EnableReceiver@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "12",
+ "line": "2867",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetState",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *)",
+ "location": {
+ "column": "23",
+ "line": "2922",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_GetState",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@107309@F@HAL_UART_GetState@temp1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "temp1",
+ "location": {
+ "column": "12",
+ "line": "2924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "temp1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@107309@F@HAL_UART_GetState@temp2",
+ "What": "Variable",
+ "defdec": "Dec",
+ "display": "temp2",
+ "location": {
+ "column": "27",
+ "line": "2924",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "temp2",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_UART_GetError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_UART_GetError(UART_HandleTypeDef *)",
+ "location": {
+ "column": "10",
+ "line": "2937",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "HAL_UART_GetError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATransmitCplt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMATransmitCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "2982",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATransmitCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@109589@F@UART_DMATransmitCplt@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "2984",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@109910@F@UART_DMATransmitCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2992",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@110028@F@UART_DMATransmitCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "2995",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxHalfCplt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMATxHalfCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3017",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxHalfCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@110707@F@UART_DMATxHalfCplt@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3019",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAReceiveCplt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMAReceiveCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3036",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAReceiveCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@111366@F@UART_DMAReceiveCplt@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3038",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@111659@F@UART_DMAReceiveCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "3045",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@111720@F@UART_DMAReceiveCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "3046",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@111900@F@UART_DMAReceiveCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "3050",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@112225@F@UART_DMAReceiveCplt@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "7",
+ "line": "3058",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxHalfCplt",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMARxHalfCplt(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3093",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxHalfCplt",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@113423@F@UART_DMARxHalfCplt@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3095",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMAError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3128",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@114658@F@UART_DMAError@dmarequest",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dmarequest",
+ "location": {
+ "column": "12",
+ "line": "3130",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "dmarequest",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@114690@F@UART_DMAError@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3131",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_WaitOnFlagUntilTimeout",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *, uint32_t, FlagStatus, uint32_t, uint32_t)",
+ "location": {
+ "column": "26",
+ "line": "3169",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_WaitOnFlagUntilTimeout",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@116626@F@UART_WaitOnFlagUntilTimeout@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "3181",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@116730@F@UART_WaitOnFlagUntilTimeout@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "3182",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "3208",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Start_Receive_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@UART_Start_Receive_DMA",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *, uint8_t *, uint16_t)",
+ "location": {
+ "column": "19",
+ "line": "3243",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Start_Receive_DMA",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@118915@F@UART_Start_Receive_DMA@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "13",
+ "line": "3245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@119760@F@UART_Start_Receive_DMA@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "3",
+ "line": "3270",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@119898@F@UART_Start_Receive_DMA@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3276",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@120041@F@UART_Start_Receive_DMA@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3279",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@120209@F@UART_Start_Receive_DMA@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3283",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndTxTransfer",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_EndTxTransfer(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3293",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndTxTransfer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@120565@F@UART_EndTxTransfer@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndRxTransfer",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_EndRxTransfer(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3307",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndRxTransfer",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@121073@F@UART_EndRxTransfer@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3310",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@121153@F@UART_EndRxTransfer@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "3",
+ "line": "3311",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@121374@F@UART_EndRxTransfer@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "5",
+ "line": "3316",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMAAbortOnError",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMAAbortOnError(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3331",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMAAbortOnError",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@122029@F@UART_DMAAbortOnError@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3333",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxAbortCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMATxAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@122992@F@UART_DMATxAbortCallback@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3357",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxAbortCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMARxAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@124626@F@UART_DMARxAbortCallback@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3403",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMATxOnlyAbortCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMATxOnlyAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@126279@F@UART_DMATxOnlyAbortCallback@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3449",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_DMARxOnlyAbortCallback",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3475",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_DMARxOnlyAbortCallback",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@127421@F@UART_DMARxOnlyAbortCallback@huart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "huart",
+ "location": {
+ "column": "23",
+ "line": "3477",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "huart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_Transmit_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "3501",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Transmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@128358@F@UART_Transmit_IT@tmp",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmp",
+ "location": {
+ "column": "13",
+ "line": "3503",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmp",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_EndTransmit_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "3541",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_EndTransmit_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_Receive_IT",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *)",
+ "location": {
+ "column": "26",
+ "line": "3566",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_Receive_IT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@130309@F@UART_Receive_IT@pdata8bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata8bits",
+ "location": {
+ "column": "13",
+ "line": "3568",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata8bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@130334@F@UART_Receive_IT@pdata16bits",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pdata16bits",
+ "location": {
+ "column": "13",
+ "line": "3569",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pdata16bits",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@132100@F@UART_Receive_IT@val",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "val",
+ "location": {
+ "column": "9",
+ "line": "3619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "val",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@132320@F@UART_Receive_IT@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "11",
+ "line": "3625",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@F@UART_SetConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void UART_SetConfig(UART_HandleTypeDef *)",
+ "location": {
+ "column": "13",
+ "line": "3664",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "UART_SetConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@133436@F@UART_SetConfig@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "12",
+ "line": "3666",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_uart.c@133456@F@UART_SetConfig@pclk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "pclk",
+ "location": {
+ "column": "12",
+ "line": "3667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_uart.c"
+ },
+ "name": "pclk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@294@macro@MODBUS_RTU_ADDRESS_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_ADDRESS_INDEX",
+ "location": {
+ "column": "9",
+ "line": "13",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_ADDRESS_INDEX",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@344@macro@MODBUS_RTU_FUNCTION_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_FUNCTION_INDEX",
+ "location": {
+ "column": "9",
+ "line": "14",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_FUNCTION_INDEX",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@394@macro@MODBUS_RTU_DATA_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_DATA_INDEX",
+ "location": {
+ "column": "9",
+ "line": "15",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_DATA_INDEX",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@444@macro@MODBUS_RTU_BYTE_COUNT_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_BYTE_COUNT_INDEX",
+ "location": {
+ "column": "9",
+ "line": "16",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_BYTE_COUNT_INDEX",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@494@macro@MODBUS_RTU_WRITE_DATA_INDEX",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_WRITE_DATA_INDEX",
+ "location": {
+ "column": "9",
+ "line": "17",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_WRITE_DATA_INDEX",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@544@macro@MODBUS_RTU_EXCEPTION_MASK",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_EXCEPTION_MASK",
+ "location": {
+ "column": "9",
+ "line": "18",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_EXCEPTION_MASK",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@597@macro@MODBUS_RTU_CRC_INIT",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_CRC_INIT",
+ "location": {
+ "column": "9",
+ "line": "19",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_CRC_INIT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@652@macro@MODBUS_RTU_CRC_POLYNOMIAL",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_RTU_CRC_POLYNOMIAL",
+ "location": {
+ "column": "9",
+ "line": "20",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_RTU_CRC_POLYNOMIAL",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@707@macro@MODBUS_BITS_PER_BYTE",
+ "What": "MacroDef",
+ "defdec": "Def",
+ "display": "MODBUS_BITS_PER_BYTE",
+ "location": {
+ "column": "9",
+ "line": "21",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_BITS_PER_BYTE",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_REQUEST_RESULT",
+ "What": "Enum",
+ "defdec": "Def",
+ "display": "",
+ "fields": [
+ {
+ "ID": "c:@EA@MODBUS_REQUEST_RESULT@MODBUS_REQUEST_OK",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_OK",
+ "location": {
+ "column": "5",
+ "line": "24",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_REQUEST_OK",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_REQUEST_RESULT@MODBUS_REQUEST_ILLEGAL_ADDRESS",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_ILLEGAL_ADDRESS",
+ "location": {
+ "column": "5",
+ "line": "25",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_REQUEST_ILLEGAL_ADDRESS",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@EA@MODBUS_REQUEST_RESULT@MODBUS_REQUEST_ILLEGAL_VALUE",
+ "What": "Enumerator",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_ILLEGAL_VALUE",
+ "location": {
+ "column": "5",
+ "line": "26",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_REQUEST_ILLEGAL_VALUE",
+ "origin": "project_file",
+ "scope": null
+ }
+ ],
+ "location": {
+ "column": "9",
+ "line": "23",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@T@MODBUS_REQUEST_RESULT",
+ "What": "Typedef",
+ "defdec": "Def",
+ "display": "enum MODBUS_REQUEST_RESULT",
+ "location": {
+ "column": "3",
+ "line": "27",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "MODBUS_REQUEST_RESULT",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusIsUnicastAddress",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t ModbusIsUnicastAddress(uint8_t)",
+ "location": {
+ "column": "16",
+ "line": "34",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusIsUnicastAddress",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusIsDataRangeValid",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t ModbusIsDataRangeValid(uint16_t, uint16_t)",
+ "location": {
+ "column": "16",
+ "line": "50",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusIsDataRangeValid",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusReadU16",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t ModbusReadU16(const uint8_t *)",
+ "location": {
+ "column": "17",
+ "line": "69",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusReadU16",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@2135@F@ModbusReadU16@value",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "value",
+ "location": {
+ "column": "14",
+ "line": "71",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "value",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusWriteU16",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ModbusWriteU16(uint8_t *, uint16_t)",
+ "location": {
+ "column": "13",
+ "line": "83",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusWriteU16",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusAppendCrc",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusAppendCrc(uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "22",
+ "line": "96",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusAppendCrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@2996@F@ModbusAppendCrc@crcValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "crcValue",
+ "location": {
+ "column": "14",
+ "line": "99",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "crcValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusValidateCrc",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusValidateCrc(const uint8_t *, uint16_t)",
+ "location": {
+ "column": "22",
+ "line": "124",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusValidateCrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@3828@F@ModbusValidateCrc@expectedCrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "expectedCrc",
+ "location": {
+ "column": "14",
+ "line": "126",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "expectedCrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@3854@F@ModbusValidateCrc@actualCrc",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "actualCrc",
+ "location": {
+ "column": "14",
+ "line": "127",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "actualCrc",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusBuildException",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusBuildException(uint8_t, uint8_t, uint8_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "22",
+ "line": "157",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusBuildException",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@5217@F@ModbusBuildException@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "164",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusReadCoilBit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint8_t ModbusReadCoilBit(const MODBUS_SLAVE *, uint16_t)",
+ "location": {
+ "column": "16",
+ "line": "193",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusReadCoilBit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6143@F@ModbusReadCoilBit@byteIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteIndex",
+ "location": {
+ "column": "14",
+ "line": "195",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6167@F@ModbusReadCoilBit@bitIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitIndex",
+ "location": {
+ "column": "13",
+ "line": "196",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "bitIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6189@F@ModbusReadCoilBit@value",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "value",
+ "location": {
+ "column": "13",
+ "line": "197",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "value",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusWriteCoilBit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void ModbusWriteCoilBit(MODBUS_SLAVE *, uint16_t, uint8_t)",
+ "location": {
+ "column": "13",
+ "line": "212",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusWriteCoilBit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6747@F@ModbusWriteCoilBit@byteIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteIndex",
+ "location": {
+ "column": "14",
+ "line": "215",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6771@F@ModbusWriteCoilBit@bitIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitIndex",
+ "location": {
+ "column": "13",
+ "line": "216",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "bitIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@6793@F@ModbusWriteCoilBit@bitMask",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitMask",
+ "location": {
+ "column": "13",
+ "line": "217",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "bitMask",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusBuildReadCoilsResponse",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusBuildReadCoilsResponse(const MODBUS_SLAVE *, uint16_t, uint16_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "240",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusBuildReadCoilsResponse",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@7738@F@ModbusBuildReadCoilsResponse@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "244",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@7764@F@ModbusBuildReadCoilsResponse@byteCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteCount",
+ "location": {
+ "column": "14",
+ "line": "245",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@7788@F@ModbusBuildReadCoilsResponse@coilOffset",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilOffset",
+ "location": {
+ "column": "14",
+ "line": "246",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilOffset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@7813@F@ModbusBuildReadCoilsResponse@byteIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteIndex",
+ "location": {
+ "column": "14",
+ "line": "247",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusBuildReadRegistersResponse",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusBuildReadRegistersResponse(const MODBUS_SLAVE *, uint16_t, uint16_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "296",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusBuildReadRegistersResponse",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@9749@F@ModbusBuildReadRegistersResponse@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "301",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@9775@F@ModbusBuildReadRegistersResponse@byteCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteCount",
+ "location": {
+ "column": "14",
+ "line": "302",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@9799@F@ModbusBuildReadRegistersResponse@registerOffset",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "registerOffset",
+ "location": {
+ "column": "14",
+ "line": "303",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "registerOffset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusProcessWriteSingleCoil",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusProcessWriteSingleCoil(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "348",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusProcessWriteSingleCoil",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@11542@F@ModbusProcessWriteSingleCoil@address",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "address",
+ "location": {
+ "column": "14",
+ "line": "353",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "address",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@11564@F@ModbusProcessWriteSingleCoil@coilValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilValue",
+ "location": {
+ "column": "14",
+ "line": "354",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@11588@F@ModbusProcessWriteSingleCoil@index",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "index",
+ "location": {
+ "column": "14",
+ "line": "355",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "index",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusProcessWriteSingleRegister",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusProcessWriteSingleRegister(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "401",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusProcessWriteSingleRegister",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@13146@F@ModbusProcessWriteSingleRegister@address",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "address",
+ "location": {
+ "column": "14",
+ "line": "406",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "address",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@13168@F@ModbusProcessWriteSingleRegister@index",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "index",
+ "location": {
+ "column": "14",
+ "line": "407",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "index",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusProcessWriteMultipleCoils",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusProcessWriteMultipleCoils(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "447",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusProcessWriteMultipleCoils",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@14524@F@ModbusProcessWriteMultipleCoils@address",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "address",
+ "location": {
+ "column": "14",
+ "line": "452",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "address",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@14546@F@ModbusProcessWriteMultipleCoils@coilCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilCount",
+ "location": {
+ "column": "14",
+ "line": "453",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@14570@F@ModbusProcessWriteMultipleCoils@byteCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteCount",
+ "location": {
+ "column": "14",
+ "line": "454",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@14594@F@ModbusProcessWriteMultipleCoils@coilOffset",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilOffset",
+ "location": {
+ "column": "14",
+ "line": "455",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilOffset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@14619@F@ModbusProcessWriteMultipleCoils@coilValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilValue",
+ "location": {
+ "column": "13",
+ "line": "456",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@F@ModbusProcessWriteMultipleRegisters",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_REQUEST_RESULT ModbusProcessWriteMultipleRegisters(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "30",
+ "line": "520",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusProcessWriteMultipleRegisters",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@16978@F@ModbusProcessWriteMultipleRegisters@address",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "address",
+ "location": {
+ "column": "14",
+ "line": "525",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "address",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@17000@F@ModbusProcessWriteMultipleRegisters@registerCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "registerCount",
+ "location": {
+ "column": "14",
+ "line": "526",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "registerCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@17028@F@ModbusProcessWriteMultipleRegisters@byteCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteCount",
+ "location": {
+ "column": "14",
+ "line": "527",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@17052@F@ModbusProcessWriteMultipleRegisters@registerOffset",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "registerOffset",
+ "location": {
+ "column": "14",
+ "line": "528",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "registerOffset",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusCrc16",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint16_t ModbusCrc16(const uint8_t *, uint16_t)",
+ "location": {
+ "column": "10",
+ "line": "587",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusCrc16",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@19001@F@ModbusCrc16@crcValue",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "crcValue",
+ "location": {
+ "column": "14",
+ "line": "589",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "crcValue",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@19024@F@ModbusCrc16@byteIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "byteIndex",
+ "location": {
+ "column": "14",
+ "line": "590",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "byteIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@19048@F@ModbusCrc16@bitIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "bitIndex",
+ "location": {
+ "column": "13",
+ "line": "591",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "bitIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSlaveInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusSlaveInit(MODBUS_SLAVE *, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "619",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusSlaveInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@19932@F@ModbusSlaveInit@registerIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "registerIndex",
+ "location": {
+ "column": "14",
+ "line": "621",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "registerIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@19960@F@ModbusSlaveInit@coilByteIndex",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "coilByteIndex",
+ "location": {
+ "column": "14",
+ "line": "622",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "coilByteIndex",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetCoil",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusGetCoil(const MODBUS_SLAVE *, uint16_t, uint8_t *)",
+ "location": {
+ "column": "15",
+ "line": "667",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusGetCoil",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetCoil",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusSetCoil(MODBUS_SLAVE *, uint16_t, uint8_t)",
+ "location": {
+ "column": "15",
+ "line": "690",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusSetCoil",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusGetHoldingRegister",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusGetHoldingRegister(const MODBUS_SLAVE *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "713",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusGetHoldingRegister",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusSetHoldingRegister",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusSetHoldingRegister(MODBUS_SLAVE *, uint16_t, uint16_t)",
+ "location": {
+ "column": "15",
+ "line": "736",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusSetHoldingRegister",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@ModbusProcessFrame",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "MODBUS_STATUS ModbusProcessFrame(MODBUS_SLAVE *, const uint8_t *, uint16_t, uint8_t *, uint16_t, uint16_t *)",
+ "location": {
+ "column": "15",
+ "line": "762",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "ModbusProcessFrame",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24598@F@ModbusProcessFrame@status",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "status",
+ "location": {
+ "column": "19",
+ "line": "767",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "status",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24624@F@ModbusProcessFrame@requestResult",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "requestResult",
+ "location": {
+ "column": "27",
+ "line": "768",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "requestResult",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24665@F@ModbusProcessFrame@requestAddress",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "requestAddress",
+ "location": {
+ "column": "13",
+ "line": "769",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "requestAddress",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24693@F@ModbusProcessFrame@functionCode",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "functionCode",
+ "location": {
+ "column": "13",
+ "line": "770",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "functionCode",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24719@F@ModbusProcessFrame@isBroadcast",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "isBroadcast",
+ "location": {
+ "column": "13",
+ "line": "771",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "isBroadcast",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24744@F@ModbusProcessFrame@startAddress",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "startAddress",
+ "location": {
+ "column": "14",
+ "line": "772",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "startAddress",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:modbus.c@24771@F@ModbusProcessFrame@dataCount",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "dataCount",
+ "location": {
+ "column": "14",
+ "line": "773",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Core\\Modbus\\modbus.c"
+ },
+ "name": "dataCount",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_PeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2515",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCCEx_PeriphCLKConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@112206@F@HAL_RCCEx_PeriphCLKConfig@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "2517",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@112234@F@HAL_RCCEx_PeriphCLKConfig@tmpreg1",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg1",
+ "location": {
+ "column": "12",
+ "line": "2518",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tmpreg1",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@114746@F@HAL_RCCEx_PeriphCLKConfig@tmpreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tmpreg",
+ "location": {
+ "column": "5",
+ "line": "2581",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tmpreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKConfig",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *)",
+ "location": {
+ "column": "6",
+ "line": "2643",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKConfig",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@116976@F@HAL_RCCEx_GetPeriphCLKConfig@tempreg",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tempreg",
+ "location": {
+ "column": "12",
+ "line": "2645",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tempreg",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_GetPeriphCLKFreq",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t)",
+ "location": {
+ "column": "10",
+ "line": "2681",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCCEx_GetPeriphCLKFreq",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@118784@F@HAL_RCCEx_GetPeriphCLKFreq@frequency",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "frequency",
+ "location": {
+ "column": "12",
+ "line": "2684",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "frequency",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@118877@F@HAL_RCCEx_GetPeriphCLKFreq@vcoinput",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "vcoinput",
+ "location": {
+ "column": "12",
+ "line": "2686",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "vcoinput",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@118904@F@HAL_RCCEx_GetPeriphCLKFreq@srcclk",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "srcclk",
+ "location": {
+ "column": "12",
+ "line": "2687",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "srcclk",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@118995@F@HAL_RCCEx_GetPeriphCLKFreq@vcooutput",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "vcooutput",
+ "location": {
+ "column": "12",
+ "line": "2689",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "vcooutput",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_EnablePLLI2S",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef *)",
+ "location": {
+ "column": "19",
+ "line": "2805",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCCEx_EnablePLLI2S",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@123655@F@HAL_RCCEx_EnablePLLI2S@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "2807",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCCEx_DisablePLLI2S",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)",
+ "location": {
+ "column": "19",
+ "line": "2888",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCCEx_DisablePLLI2S",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@126816@F@HAL_RCCEx_DisablePLLI2S@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "2890",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:@F@HAL_RCC_DeInit",
+ "What": "Function",
+ "defdec": "Def",
+ "display": "HAL_StatusTypeDef HAL_RCC_DeInit(void)",
+ "location": {
+ "column": "19",
+ "line": "3145",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "HAL_RCC_DeInit",
+ "origin": "project_file",
+ "scope": null
+ },
+ {
+ "ID": "c:stm32f4xx_hal_rcc_ex.c@135361@F@HAL_RCC_DeInit@tickstart",
+ "What": "Variable",
+ "defdec": "Def",
+ "display": "tickstart",
+ "location": {
+ "column": "12",
+ "line": "3147",
+ "path": "D:\\xinjiedianqi\\Study\\TrainCamp_zengbingjie_Modbus\\Modbus\\Drivers\\STM32F4xx_HAL_Driver\\Src\\stm32f4xx_hal_rcc_ex.c"
+ },
+ "name": "tickstart",
+ "origin": "project_file",
+ "scope": null
+ }
+]
\ No newline at end of file
diff --git a/EWARM/Modbus/Obj/Modbus_part0.pbi b/EWARM/Modbus/Obj/Modbus_part0.pbi
new file mode 100644
index 0000000..b4f63c0
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus_part0.pbi differ
diff --git a/EWARM/Modbus/Obj/Modbus_part1.pbi b/EWARM/Modbus/Obj/Modbus_part1.pbi
new file mode 100644
index 0000000..0dca6c2
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus_part1.pbi differ
diff --git a/EWARM/Modbus/Obj/Modbus_part2.pbi b/EWARM/Modbus/Obj/Modbus_part2.pbi
new file mode 100644
index 0000000..82a8a85
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus_part2.pbi differ
diff --git a/EWARM/Modbus/Obj/Modbus_part3.pbi b/EWARM/Modbus/Obj/Modbus_part3.pbi
new file mode 100644
index 0000000..3ab6e78
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus_part3.pbi differ
diff --git a/EWARM/Modbus/Obj/Modbus_part4.pbi b/EWARM/Modbus/Obj/Modbus_part4.pbi
new file mode 100644
index 0000000..1be33b5
Binary files /dev/null and b/EWARM/Modbus/Obj/Modbus_part4.pbi differ
diff --git a/EWARM/Modbus/Obj/app_hooks.pbi b/EWARM/Modbus/Obj/app_hooks.pbi
new file mode 100644
index 0000000..a9fa288
Binary files /dev/null and b/EWARM/Modbus/Obj/app_hooks.pbi differ
diff --git a/EWARM/Modbus/Obj/app_hooks.pbi.dep b/EWARM/Modbus/Obj/app_hooks.pbi.dep
new file mode 100644
index 0000000..7c4d54b
--- /dev/null
+++ b/EWARM/Modbus/Obj/app_hooks.pbi.dep
@@ -0,0 +1,8 @@
+app_hooks.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg\app_hooks.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\os.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h
diff --git a/EWARM/Modbus/Obj/app_hooks.xcl b/EWARM/Modbus/Obj/app_hooks.xcl
index 2b3c467..7c21e17 100644
--- a/EWARM/Modbus/Obj/app_hooks.xcl
+++ b/EWARM/Modbus/Obj/app_hooks.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg\app_hooks.c"
+"d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg\app_hooks.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\app_hooks.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\app_hooks.pbi.dep
-o
app_hooks.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/build.ninja b/EWARM/Modbus/Obj/build.ninja
index 28743ac..2118bf1 100644
--- a/EWARM/Modbus/Obj/build.ninja
+++ b/EWARM/Modbus/Obj/build.ninja
@@ -20,6 +20,10 @@ rule browsedata
#Build steps
+build app_hooks.pbi : index app_hooks.xcl
+build os_cpu_c.pbi : index os_cpu_c.xcl
+build os_dbg.pbi : index os_dbg.xcl
+build ucos_ii.pbi : index ucos_ii.xcl
build main.pbi : index main.xcl
build stm32f4xx_hal_msp.pbi : index stm32f4xx_hal_msp.xcl
build stm32f4xx_it.pbi : index stm32f4xx_it.xcl
@@ -39,11 +43,13 @@ build stm32f4xx_hal_rcc.pbi : index stm32f4xx_hal_rcc.xcl
build stm32f4xx_hal_rcc_ex.pbi : index stm32f4xx_hal_rcc_ex.xcl
build stm32f4xx_hal_tim.pbi : index stm32f4xx_hal_tim.xcl
build stm32f4xx_hal_tim_ex.pbi : index stm32f4xx_hal_tim_ex.xcl
-build Modbus_part0.pbi : link main.pbi stm32f4xx_hal_msp.pbi stm32f4xx_it.pbi system_stm32f4xx.pbi
-build Modbus_part1.pbi : link stm32f4xx_hal.pbi stm32f4xx_hal_cortex.pbi stm32f4xx_hal_dma.pbi stm32f4xx_hal_dma_ex.pbi
-build Modbus_part2.pbi : link stm32f4xx_hal_exti.pbi stm32f4xx_hal_flash.pbi stm32f4xx_hal_flash_ex.pbi stm32f4xx_hal_flash_ramfunc.pbi
-build Modbus_part3.pbi : link stm32f4xx_hal_gpio.pbi stm32f4xx_hal_pwr.pbi stm32f4xx_hal_pwr_ex.pbi stm32f4xx_hal_rcc.pbi
-build Modbus_part4.pbi : link stm32f4xx_hal_rcc_ex.pbi stm32f4xx_hal_tim.pbi stm32f4xx_hal_tim_ex.pbi
+build stm32f4xx_hal_uart.pbi : index stm32f4xx_hal_uart.xcl
+build modbus.pbi : index modbus.xcl
+build Modbus_part0.pbi : link app_hooks.pbi os_cpu_c.pbi os_dbg.pbi ucos_ii.pbi main.pbi
+build Modbus_part1.pbi : link stm32f4xx_hal_msp.pbi stm32f4xx_it.pbi system_stm32f4xx.pbi stm32f4xx_hal.pbi stm32f4xx_hal_cortex.pbi
+build Modbus_part2.pbi : link stm32f4xx_hal_dma.pbi stm32f4xx_hal_dma_ex.pbi stm32f4xx_hal_exti.pbi stm32f4xx_hal_flash.pbi stm32f4xx_hal_flash_ex.pbi
+build Modbus_part3.pbi : link stm32f4xx_hal_flash_ramfunc.pbi stm32f4xx_hal_gpio.pbi stm32f4xx_hal_pwr.pbi stm32f4xx_hal_pwr_ex.pbi stm32f4xx_hal_rcc.pbi
+build Modbus_part4.pbi : link stm32f4xx_hal_rcc_ex.pbi stm32f4xx_hal_tim.pbi stm32f4xx_hal_tim_ex.pbi stm32f4xx_hal_uart.pbi modbus.pbi
build Modbus.pbd : link Modbus_part0.pbi Modbus_part1.pbi Modbus_part2.pbi Modbus_part3.pbi Modbus_part4.pbi
build Modbus.pbw : browsedata Modbus.pbd
diff --git a/EWARM/Modbus/Obj/main.pbi b/EWARM/Modbus/Obj/main.pbi
index 3684b5c..2c0c02a 100644
Binary files a/EWARM/Modbus/Obj/main.pbi and b/EWARM/Modbus/Obj/main.pbi differ
diff --git a/EWARM/Modbus/Obj/main.pbi.dep b/EWARM/Modbus/Obj/main.pbi.dep
new file mode 100644
index 0000000..606bf3b
--- /dev/null
+++ b/EWARM/Modbus/Obj/main.pbi.dep
@@ -0,0 +1,41 @@
+main.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\main.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\main.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus\modbus.h
diff --git a/EWARM/Modbus/Obj/main.xcl b/EWARM/Modbus/Obj/main.xcl
index 5ff599c..4329ed4 100644
--- a/EWARM/Modbus/Obj/main.xcl
+++ b/EWARM/Modbus/Obj/main.xcl
@@ -1,38 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\main.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\main.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\main.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\main.pbi.dep
-o
main.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/modbus.pbi b/EWARM/Modbus/Obj/modbus.pbi
new file mode 100644
index 0000000..42eaf05
Binary files /dev/null and b/EWARM/Modbus/Obj/modbus.pbi differ
diff --git a/EWARM/Modbus/Obj/modbus.pbi.dep b/EWARM/Modbus/Obj/modbus.pbi.dep
new file mode 100644
index 0000000..19bd932
--- /dev/null
+++ b/EWARM/Modbus/Obj/modbus.pbi.dep
@@ -0,0 +1,8 @@
+modbus.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus\modbus.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus/modbus.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h E:\IAR\arm\inc\c\ysizet.h \
+ E:\IAR\arm\inc\c\stdint.h
diff --git a/EWARM/Modbus/Obj/modbus.xcl b/EWARM/Modbus/Obj/modbus.xcl
index edf3908..b934a97 100644
--- a/EWARM/Modbus/Obj/modbus.xcl
+++ b/EWARM/Modbus/Obj/modbus.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus\modbus.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus\modbus.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\modbus.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\modbus.pbi.dep
-o
modbus.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/os_cpu_c.pbi b/EWARM/Modbus/Obj/os_cpu_c.pbi
new file mode 100644
index 0000000..82774fe
Binary files /dev/null and b/EWARM/Modbus/Obj/os_cpu_c.pbi differ
diff --git a/EWARM/Modbus/Obj/os_cpu_c.pbi.dep b/EWARM/Modbus/Obj/os_cpu_c.pbi.dep
new file mode 100644
index 0000000..32bb1d7
--- /dev/null
+++ b/EWARM/Modbus/Obj/os_cpu_c.pbi.dep
@@ -0,0 +1,7 @@
+os_cpu_c.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_cpu_c.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h
diff --git a/EWARM/Modbus/Obj/os_cpu_c.xcl b/EWARM/Modbus/Obj/os_cpu_c.xcl
index 563a1bb..6910909 100644
--- a/EWARM/Modbus/Obj/os_cpu_c.xcl
+++ b/EWARM/Modbus/Obj/os_cpu_c.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_cpu_c.c"
+"d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_cpu_c.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\os_cpu_c.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\os_cpu_c.pbi.dep
-o
os_cpu_c.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/os_dbg.pbi b/EWARM/Modbus/Obj/os_dbg.pbi
new file mode 100644
index 0000000..5f9e189
Binary files /dev/null and b/EWARM/Modbus/Obj/os_dbg.pbi differ
diff --git a/EWARM/Modbus/Obj/os_dbg.pbi.dep b/EWARM/Modbus/Obj/os_dbg.pbi.dep
new file mode 100644
index 0000000..370693d
--- /dev/null
+++ b/EWARM/Modbus/Obj/os_dbg.pbi.dep
@@ -0,0 +1,7 @@
+os_dbg.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_dbg.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h
diff --git a/EWARM/Modbus/Obj/os_dbg.xcl b/EWARM/Modbus/Obj/os_dbg.xcl
index 31809e7..55f4e00 100644
--- a/EWARM/Modbus/Obj/os_dbg.xcl
+++ b/EWARM/Modbus/Obj/os_dbg.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_dbg.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports\os_dbg.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\os_dbg.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\os_dbg.pbi.dep
-o
os_dbg.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal.pbi
new file mode 100644
index 0000000..2ed1c4f
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal.pbi.dep
new file mode 100644
index 0000000..feaa30b
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal.pbi: \
+ d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal.xcl
index 9355dc9..e984a8d 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal.xcl
@@ -1,38 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c"
+"d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal.pbi.dep
-o
stm32f4xx_hal.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi
index 3684b5c..45c9529 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi.dep
new file mode 100644
index 0000000..e716bf3
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_cortex.pbi: \
+ d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.xcl
index f320812..f6725f3 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_cortex.xcl
@@ -1,38 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c"
+"d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_cortex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_cortex.pbi.dep
-o
stm32f4xx_hal_cortex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi
index 8f75430..aad6d4f 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi.dep
new file mode 100644
index 0000000..42a0b6e
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_dma.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.xcl
index e4d262e..9f83e2d 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_dma.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_dma.xcl
@@ -1,38 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_dma.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_dma.pbi.dep
-o
stm32f4xx_hal_dma.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
@@ -370,19 +386,3 @@ D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\I
-D__iar_atomic_sub_fetch(x,y,z)=0
-D__iar_atomic_load(x,y)=0ULL
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
-ORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
--D__TOPM_DATA_MEMORY_LIST1__()=
--D__TOPM_DATA_MEMORY_LIST2__(_P1)=
--D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
--D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
--D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
--D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
--D__DATA_MEM0_SIZE_TYPE__=unsigned int
--D__DATA_MEM0_INDEX_TYPE__=signed int
--D__iar_fp2bits32(x)=0
--D__iar_fp2bits64(x)=0
--D__iar_fpgethi64(x)=0
--D__iar_atomic_add_fetch(x,y,z)=0
--D__iar_atomic_sub_fetch(x,y,z)=0
--D__iar_atomic_load(x,y)=0ULL
--D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi
new file mode 100644
index 0000000..23a6996
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi.dep
new file mode 100644
index 0000000..a266310
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_dma_ex.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.xcl
index 710fa0f..dc2f0bb 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_dma_ex.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_dma_ex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_dma_ex.pbi.dep
-o
stm32f4xx_hal_dma_ex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi
new file mode 100644
index 0000000..fe65be4
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi.dep
new file mode 100644
index 0000000..d4022ea
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_exti.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_exti.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.xcl
index 94fd06a..6a584e5 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_exti.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_exti.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_exti.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_exti.pbi.dep
-o
stm32f4xx_hal_exti.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi
index 3684b5c..5aca354 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi.dep
new file mode 100644
index 0000000..b8b38df
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_flash.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.xcl
index c315151..353b2f1 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_flash.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash.pbi.dep
-o
stm32f4xx_hal_flash.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi
new file mode 100644
index 0000000..5fd9c42
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi.dep
new file mode 100644
index 0000000..036aa66
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_flash_ex.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.xcl
index d23d85a..2b13b56 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ex.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash_ex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash_ex.pbi.dep
-o
stm32f4xx_hal_flash_ex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi
new file mode 100644
index 0000000..d451148
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi.dep
new file mode 100644
index 0000000..994702d
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_flash_ramfunc.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.xcl
index 2ed63c5..fd7eae2 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_flash_ramfunc.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_flash_ramfunc.pbi.dep
-o
stm32f4xx_hal_flash_ramfunc.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi
index 3684b5c..1af590f 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi.dep
new file mode 100644
index 0000000..4076118
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_gpio.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.xcl
index e272800..878df2c 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_gpio.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c"
+"d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_gpio.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_gpio.pbi.dep
-o
stm32f4xx_hal_gpio.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+d:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi
new file mode 100644
index 0000000..1b0a690
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi.dep
new file mode 100644
index 0000000..0a2bf78
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.pbi.dep
@@ -0,0 +1,40 @@
+stm32f4xx_hal_msp.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_hal_msp.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\main.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_msp.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.xcl
index e73f37d..0dec6dd 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_msp.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_msp.xcl
@@ -1,38 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_hal_msp.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_hal_msp.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_msp.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_msp.pbi.dep
-o
stm32f4xx_hal_msp.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi
index 3684b5c..1b0e810 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi.dep
new file mode 100644
index 0000000..d9d0bdf
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_pwr.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.xcl
index 92abd4e..4e015ab 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_pwr.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_pwr.pbi.dep
-o
stm32f4xx_hal_pwr.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi
index 0990db9..2d09114 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi.dep
new file mode 100644
index 0000000..1d6281d
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_pwr_ex.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.xcl
index 4978725..d52fb48 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_pwr_ex.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_pwr_ex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_pwr_ex.pbi.dep
-o
stm32f4xx_hal_pwr_ex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi
index 3684b5c..6be8f39 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi.dep
new file mode 100644
index 0000000..c00e9e9
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_rcc.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.xcl
index f3db362..93b7cb7 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_rcc.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_rcc.pbi.dep
-o
stm32f4xx_hal_rcc.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi
new file mode 100644
index 0000000..8e60752
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi.dep
new file mode 100644
index 0000000..0ed5e7e
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_rcc_ex.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.xcl
index 178ba9b..8a7212c 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_rcc_ex.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_rcc_ex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_rcc_ex.pbi.dep
-o
stm32f4xx_hal_rcc_ex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi
new file mode 100644
index 0000000..1ac0cc1
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi.dep
new file mode 100644
index 0000000..9a41417
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_tim.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.xcl
index 31015ab..949acec 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_tim.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_tim.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_tim.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_tim.pbi.dep
-o
stm32f4xx_hal_tim.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi
index 11cecb2..a576585 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi and b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi.dep
new file mode 100644
index 0000000..4f361e6
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_tim_ex.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.xcl
index 0a3aa90..f5dfbf5 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_tim_ex.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_tim_ex.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_tim_ex.pbi.dep
-o
stm32f4xx_hal_tim_ex.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi
new file mode 100644
index 0000000..62a7dfc
Binary files /dev/null and b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi.dep
new file mode 100644
index 0000000..e3fa45e
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.pbi.dep
@@ -0,0 +1,34 @@
+stm32f4xx_hal_uart.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_hal_uart.xcl b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.xcl
new file mode 100644
index 0000000..7949a6b
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_hal_uart.xcl
@@ -0,0 +1,388 @@
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c"
+-std=c11
+-ferror-limit=0
+-fbracket-depth=512
+-MD
+-MF
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_hal_uart.pbi.dep
+-o
+stm32f4xx_hal_uart.pbi
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Src
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+-I
+E:\IAR\arm\inc
+-I
+E:\IAR\arm\inc\c
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+-I
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+-D__CHAR_BITS__=8
+-D__CHAR_MAX__=0xff
+-D__CHAR_MIN__=0
+-D__CHAR_SIZE__=1
+-D__UNSIGNED_CHAR_MAX__=0xff
+-D__SIGNED_CHAR_MAX__=127
+-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
+-D__CHAR_ALIGN__=1
+-D__SHORT_SIZE__=2
+-D__UNSIGNED_SHORT_MAX__=0xffff
+-D__SIGNED_SHORT_MAX__=32767
+-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
+-D__SHORT_ALIGN__=2
+-D__INT_SIZE__=4
+-D__UNSIGNED_INT_MAX__=0xffffffffU
+-D__SIGNED_INT_MAX__=2147483647
+-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
+-D__INT_ALIGN__=4
+-D__LONG_SIZE__=4
+-D__UNSIGNED_LONG_MAX__=0xffffffffUL
+-D__SIGNED_LONG_MAX__=2147483647L
+-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
+-D__LONG_ALIGN__=4
+-D__LONG_LONG_SIZE__=8
+-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
+-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
+-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
+-D__LONG_LONG_ALIGN__=8
+-D__INT8_T_TYPE__=signed char
+-D__INT8_T_MAX__=127
+-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
+-D__UINT8_T_TYPE__=unsigned char
+-D__UINT8_T_MAX__=0xff
+-D__INT8_SIZE_PREFIX__="hh"
+-D__INT16_T_TYPE__=signed short int
+-D__INT16_T_MAX__=32767
+-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
+-D__UINT16_T_TYPE__=unsigned short int
+-D__UINT16_T_MAX__=0xffff
+-D__INT16_SIZE_PREFIX__="h"
+-D__INT32_T_TYPE__=signed int
+-D__INT32_T_MAX__=2147483647
+-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
+-D__UINT32_T_TYPE__=unsigned int
+-D__UINT32_T_MAX__=0xffffffffU
+-D__INT32_SIZE_PREFIX__=""
+-D__INT64_T_TYPE__=signed long long int
+-D__INT64_T_MAX__=9223372036854775807LL
+-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
+-D__UINT64_T_TYPE__=unsigned long long int
+-D__UINT64_T_MAX__=0xffffffffffffffffULL
+-D__INT64_SIZE_PREFIX__="ll"
+-D__INT_LEAST8_T_TYPE__=signed char
+-D__INT_LEAST8_T_MAX__=127
+-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
+-D__UINT_LEAST8_T_TYPE__=unsigned char
+-D__UINT_LEAST8_T_MAX__=0xff
+-D__INT8_C_SUFFIX__=
+-D__UINT8_C_SUFFIX__=
+-D__INT_LEAST8_SIZE_PREFIX__="hh"
+-D__INT_LEAST16_T_TYPE__=signed short int
+-D__INT_LEAST16_T_MAX__=32767
+-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
+-D__UINT_LEAST16_T_TYPE__=unsigned short int
+-D__UINT_LEAST16_T_MAX__=0xffff
+-D__INT16_C_SUFFIX__=
+-D__UINT16_C_SUFFIX__=
+-D__INT_LEAST16_SIZE_PREFIX__="h"
+-D__INT_LEAST32_T_TYPE__=signed int
+-D__INT_LEAST32_T_MAX__=2147483647
+-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
+-D__UINT_LEAST32_T_TYPE__=unsigned int
+-D__UINT_LEAST32_T_MAX__=0xffffffffU
+-D__INT32_C_SUFFIX__=
+-D__UINT32_C_SUFFIX__=U
+-D__INT_LEAST32_SIZE_PREFIX__=""
+-D__INT_LEAST64_T_TYPE__=signed long long int
+-D__INT_LEAST64_T_MAX__=9223372036854775807LL
+-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
+-D__UINT_LEAST64_T_TYPE__=unsigned long long int
+-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
+-D__INT64_C_SUFFIX__=LL
+-D__UINT64_C_SUFFIX__=ULL
+-D__INT_LEAST64_SIZE_PREFIX__="ll"
+-D__INT_FAST8_T_TYPE__=signed int
+-D__INT_FAST8_T_MAX__=2147483647
+-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
+-D__UINT_FAST8_T_TYPE__=unsigned int
+-D__UINT_FAST8_T_MAX__=0xffffffffU
+-D__INT_FAST8_SIZE_PREFIX__=""
+-D__INT_FAST16_T_TYPE__=signed int
+-D__INT_FAST16_T_MAX__=2147483647
+-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
+-D__UINT_FAST16_T_TYPE__=unsigned int
+-D__UINT_FAST16_T_MAX__=0xffffffffU
+-D__INT_FAST16_SIZE_PREFIX__=""
+-D__INT_FAST32_T_TYPE__=signed int
+-D__INT_FAST32_T_MAX__=2147483647
+-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
+-D__UINT_FAST32_T_TYPE__=unsigned int
+-D__UINT_FAST32_T_MAX__=0xffffffffU
+-D__INT_FAST32_SIZE_PREFIX__=""
+-D__INT_FAST64_T_TYPE__=signed long long int
+-D__INT_FAST64_T_MAX__=9223372036854775807LL
+-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
+-D__UINT_FAST64_T_TYPE__=unsigned long long int
+-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
+-D__INT_FAST64_SIZE_PREFIX__="ll"
+-D__INTMAX_T_TYPE__=signed long long int
+-D__INTMAX_T_MAX__=9223372036854775807LL
+-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
+-D__UINTMAX_T_TYPE__=unsigned long long int
+-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
+-D__INTMAX_C_SUFFIX__=LL
+-D__UINTMAX_C_SUFFIX__=ULL
+-D__INTMAX_SIZE_PREFIX__="ll"
+-D__ATOMIC_BOOL_LOCK_FREE=2
+-D__ATOMIC_CHAR_LOCK_FREE=2
+-D__ATOMIC_CHAR16_T_LOCK_FREE=2
+-D__ATOMIC_CHAR32_T_LOCK_FREE=2
+-D__ATOMIC_WCHAR_T_LOCK_FREE=2
+-D__ATOMIC_SHORT_LOCK_FREE=2
+-D__ATOMIC_INT_LOCK_FREE=2
+-D__ATOMIC_LONG_LOCK_FREE=2
+-D__ATOMIC_LLONG_LOCK_FREE=0
+-D__ATOMIC_POINTER_LOCK_FREE=2
+-D__FLOAT_SIZE__=4
+-D__FLOAT_ALIGN__=4
+-D__DOUBLE_SIZE__=8
+-D__DOUBLE_ALIGN__=8
+-D__LONG_DOUBLE_SIZE__=8
+-D__LONG_DOUBLE_ALIGN__=8
+-D____FP16_SIZE__=2
+-D____FP16_ALIGN__=2
+-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
+-D__SUBNORMAL_FLOATING_POINTS__=1
+-D__SIZE_T_TYPE__=unsigned int
+-D__SIZE_T_MAX__=0xffffffffU
+-D__PTRDIFF_T_TYPE__=signed int
+-D__PTRDIFF_T_MAX__=2147483647
+-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
+-D__INTPTR_T_TYPE__=signed int
+-D__INTPTR_T_MAX__=2147483647
+-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
+-D__UINTPTR_T_TYPE__=unsigned int
+-D__UINTPTR_T_MAX__=0xffffffffU
+-D__INTPTR_SIZE_PREFIX__=""
+-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
+-D__JMP_BUF_NUM_ELEMENTS__=16
+-D__TID__=0xcf60
+-D__VER__=8040002
+-D__BUILD_NUMBER__=214
+-D__IAR_SYSTEMS_ICC__=9
+-D_MAX_ALIGNMENT=8
+-D__LITTLE_ENDIAN__=1
+-D__BOOL_TYPE__=unsigned char
+-D__BOOL_SIZE__=1
+-D__WCHAR_T_TYPE__=unsigned int
+-D__WCHAR_T_SIZE__=4
+-D__WCHAR_T_MAX__=0xffffffffU
+-D__DEF_PTR_MEM__=__data
+-D__DEF_PTR_SIZE__=4
+-D__DATA_MEM0__=__data
+-D__DATA_MEM0_POINTER_OK__=1
+-D__DATA_MEM0_UNIQUE_POINTER__=1
+-D__DATA_MEM0_VAR_OK__=1
+-D__DATA_MEM0_INTPTR_TYPE__=int
+-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
+-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
+-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
+-D_RSIZE_MAX=0x7fffffffU
+-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
+-D__DATA_MEM0_PAGE_SIZE__=0
+-D__DATA_MEM0_HEAP__=0
+-D__CODE_MEM0__=__code
+-D__CODE_MEM0_POINTER_OK__=1
+-D__CODE_MEM0_UNIQUE_POINTER__=1
+-D__HEAP_MEM0__=0
+-D__HEAP_DEFAULT_MEM__=0
+-D__HEAPND_MEMORY_LIST1__()=
+-D__MULTIPLE_HEAPS__=0
+-D__DEF_HEAP_MEM__=__data
+-D__DEF_STACK_MEM_INDEX__=0
+-D__PRAGMA_PACK_ON__=1
+-D__MULTIPLE_INHERITANCE__=1
+-D__AAPCS_VFP__=1
+-D__ARM4TM__=4
+-D__ARM5TM__=5
+-D__ARM5T__=5
+-D__ARM5__=5
+-D__ARM6MEDIA__=6
+-D__ARM6M__=11
+-D__ARM6SM__=12
+-D__ARM6T2__=6
+-D__ARM6__=6
+-D__ARM7EM__=13
+-D__ARM7M__=7
+-D__ARM7__=7
+-D__ARMVFPV1__=1
+-D__ARMVFPV2__=2
+-D__ARMVFPV3_D16__=1
+-D__ARMVFPV3_FP16__=1
+-D__ARMVFPV3__=3
+-D__ARMVFPV4__=4
+-D__ARMVFP_D16__=1
+-D__ARMVFP_FP16__=1
+-D__ARMVFP_SP__=1
+-D__ARMVFP__=__ARMVFPV4__
+-D__ARM_32BIT_STATE=1
+-D__ARM_ACLE=201
+-D__ARM_ALIGN_MAX_PWR=8
+-D__ARM_ALIGN_MAX_STACK_PWR=3
+-D__ARM_ARCH=7
+-D__ARM_ARCH_ISA_THUMB=2
+-D__ARM_ARCH_PROFILE='M'
+-D__ARM_FEATURE_CLZ=1
+-D__ARM_FEATURE_COPROC=15
+-D__ARM_FEATURE_DSP=1
+-D__ARM_FEATURE_FMA=1
+-D__ARM_FEATURE_IDIV=1
+-D__ARM_FEATURE_LDREX=7
+-D__ARM_FEATURE_QBIT=1
+-D__ARM_FEATURE_SAT=1
+-D__ARM_FEATURE_SIMD32=1
+-D__ARM_FEATURE_UNALIGNED=1
+-D__ARM_FP=6
+-D__ARM_FP16_ARGS=1
+-D__ARM_FP16_FORMAT_IEEE=1
+-D__ARM_MEDIA__=1
+-D__ARM_PCS_VFP=1
+-D__ARM_PROFILE_M__=1
+-D__ARM_SIZE_MINIMAL_ENUM=1
+-D__ARM_SIZE_WCHAR_T=4
+-D__CODE_SIZE_LIMIT=0
+-D__CORE__=__ARM7EM__
+-D__CPU_MODE__=1
+-D__ICCARM_INTRINSICS_VERSION__=2
+-D__ICCARM__=1
+-D__INTERWORKING__=1
+-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
+-D__HAS_WEAK__=1
+-D__HAS_PACKED__=1
+-D__HAS_JOINED_TYPES__=1
+-D__HAS_LOCATED_DECLARATION__=1
+-D__HAS_LOCATED_WITH_INIT__=1
+-D__IAR_COMPILERBASE__=656646
+-D__IAR_COMPILERBASE_STR__=10.5.6.1181
+-D__UNICODE_SOURCE_SUPPORTED__=1
+-D__VTABLE_MEM__=
+-D__PRAGMA_REDEFINE_EXTNAME=1
+-D__STDC__=1
+-D__STDC_VERSION__=201710L
+-D__STDC_NO_VLA__=1
+-D__MEMORY_ORDER_RELAXED__=0
+-D__MEMORY_ORDER_CONSUME__=1
+-D__MEMORY_ORDER_ACQUIRE__=2
+-D__MEMORY_ORDER_RELEASE__=3
+-D__MEMORY_ORDER_ACQ_REL__=4
+-D__MEMORY_ORDER_SEQ_CST__=5
+-D__STDC_UTF_16__=1
+-D__STDC_UTF_32__=1
+-D__STDC_LIB_EXT1__=201112L
+-D__STDC_NO_THREADS__=1
+-D__STDC_ISO_10646__=201103L
+-D__STDC_HOSTED__=1
+-D__EDG_IA64_ABI=1
+-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
+-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
+-D__cpp_hex_float=201603L
+-D__cpp_unicode_literals=200710L
+-D__cpp_static_assert=200410L
+-D__EDG__=1
+-D__EDG_VERSION__=500
+-D__EDG_SIZE_TYPE__=unsigned int
+-D__EDG_PTRDIFF_TYPE__=int
+-D__EDG_DELTA_TYPE=int
+-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
+-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
+-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
+-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
+-D__EDG_ABI_COMPATIBILITY_VERSION=9999
+-D__EDG_ABI_CHANGES_FOR_RTTI=1
+-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
+-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
+-D__EDG_BSD=0
+-D__EDG_SYSV=0
+-D__EDG_ANSIC=1
+-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
+-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
+-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
+-D__EDG_INT128_EXTENSIONS_ALLOWED=0
+-DUSE_HAL_DRIVER=1
+-DSTM32F407xx=1
+-D_DLIB_CONFIG_FILE_HEADER_NAME="E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+-D_DLIB_CONFIG_FILE_STRING="E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h"
+-D__VERSION__="IAR ANSI C/C++ Compiler V8.40.2.214/W32 for ARM"
+-D_VA_DEFINED=
+-D_VA_LIST=struct __va_list
+-D__ICCARM_OLD_DEFINED_VAARGS__=1
+-D__VA_STACK_ALIGN__=8
+-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
+-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
+-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
+-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
+-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
+-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
+-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
+-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
+-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
+-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
+-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
+-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
+-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
+-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
+-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
+-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
+-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
+-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
+-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
+-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
+-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
+-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
+-D__TOPM_DATA_MEMORY_LIST1__()=
+-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
+-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
+-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
+-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
+-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
+-D__DATA_MEM0_SIZE_TYPE__=unsigned int
+-D__DATA_MEM0_INDEX_TYPE__=signed int
+-D__iar_fp2bits32(x)=0
+-D__iar_fp2bits64(x)=0
+-D__iar_fpgethi64(x)=0
+-D__iar_atomic_add_fetch(x,y,z)=0
+-D__iar_atomic_sub_fetch(x,y,z)=0
+-D__iar_atomic_load(x,y)=0ULL
+-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
diff --git a/EWARM/Modbus/Obj/stm32f4xx_it.pbi b/EWARM/Modbus/Obj/stm32f4xx_it.pbi
index 61a8aa9..4c649eb 100644
Binary files a/EWARM/Modbus/Obj/stm32f4xx_it.pbi and b/EWARM/Modbus/Obj/stm32f4xx_it.pbi differ
diff --git a/EWARM/Modbus/Obj/stm32f4xx_it.pbi.dep b/EWARM/Modbus/Obj/stm32f4xx_it.pbi.dep
new file mode 100644
index 0000000..26966bd
--- /dev/null
+++ b/EWARM/Modbus/Obj/stm32f4xx_it.pbi.dep
@@ -0,0 +1,41 @@
+stm32f4xx_it.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_it.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\main.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source/os_trace.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_it.h
diff --git a/EWARM/Modbus/Obj/stm32f4xx_it.xcl b/EWARM/Modbus/Obj/stm32f4xx_it.xcl
index cd57d78..a26f4cf 100644
--- a/EWARM/Modbus/Obj/stm32f4xx_it.xcl
+++ b/EWARM/Modbus/Obj/stm32f4xx_it.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_it.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\stm32f4xx_it.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_it.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\stm32f4xx_it.pbi.dep
-o
stm32f4xx_it.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/system_stm32f4xx.pbi b/EWARM/Modbus/Obj/system_stm32f4xx.pbi
index 8057992..2bd44a4 100644
Binary files a/EWARM/Modbus/Obj/system_stm32f4xx.pbi and b/EWARM/Modbus/Obj/system_stm32f4xx.pbi differ
diff --git a/EWARM/Modbus/Obj/system_stm32f4xx.pbi.dep b/EWARM/Modbus/Obj/system_stm32f4xx.pbi.dep
new file mode 100644
index 0000000..7ece901
--- /dev/null
+++ b/EWARM/Modbus/Obj/system_stm32f4xx.pbi.dep
@@ -0,0 +1,34 @@
+system_stm32f4xx.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\system_stm32f4xx.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include\stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\core_cm4.h \
+ E:\IAR\arm\inc\c\stdint.h E:\IAR\arm\inc\c\ycheck.h \
+ E:\IAR\arm\inc\c\yvals.h E:\IAR\arm\inc\c\DLib_Defaults.h \
+ E:\\IAR\\arm\\inc\\c\\DLib_Config_Full.h \
+ E:\IAR\arm\inc\c\DLib_Product.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_version.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/cmsis_compiler.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include\cmsis_iccarm.h \
+ E:\IAR\arm\inc\c\iccarm_builtin.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include/mpu_armv7.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc\stm32f4xx_hal_conf.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_rcc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ E:\IAR\arm\inc\c\stddef.h E:\IAR\arm\inc\c\ysizet.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_gpio.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_exti.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_dma.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_cortex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_flash.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_pwr.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc\stm32f4xx_hal_uart.h
diff --git a/EWARM/Modbus/Obj/system_stm32f4xx.xcl b/EWARM/Modbus/Obj/system_stm32f4xx.xcl
index 920f90c..5de4711 100644
--- a/EWARM/Modbus/Obj/system_stm32f4xx.xcl
+++ b/EWARM/Modbus/Obj/system_stm32f4xx.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\system_stm32f4xx.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src\system_stm32f4xx.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\system_stm32f4xx.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\system_stm32f4xx.pbi.dep
-o
system_stm32f4xx.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Src
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/Modbus/Obj/ucos_ii.pbi b/EWARM/Modbus/Obj/ucos_ii.pbi
new file mode 100644
index 0000000..cce732f
Binary files /dev/null and b/EWARM/Modbus/Obj/ucos_ii.pbi differ
diff --git a/EWARM/Modbus/Obj/ucos_ii.pbi.dep b/EWARM/Modbus/Obj/ucos_ii.pbi.dep
new file mode 100644
index 0000000..405c674
--- /dev/null
+++ b/EWARM/Modbus/Obj/ucos_ii.pbi.dep
@@ -0,0 +1,17 @@
+ucos_ii.pbi: \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\ucos_ii.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\ucos_ii.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\app_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg\os_cfg.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports\os_cpu.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source/os_trace.h \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_core.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_flag.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_mbox.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_mem.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_mutex.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_q.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_sem.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_task.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_time.c \
+ D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\os_tmr.c
diff --git a/EWARM/Modbus/Obj/ucos_ii.xcl b/EWARM/Modbus/Obj/ucos_ii.xcl
index fc7b5ad..c8ca9e4 100644
--- a/EWARM/Modbus/Obj/ucos_ii.xcl
+++ b/EWARM/Modbus/Obj/ucos_ii.xcl
@@ -1,54 +1,54 @@
-"D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\ucos_ii.c"
+"D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source\ucos_ii.c"
-std=c11
-ferror-limit=0
-fbracket-depth=512
-MD
-MF
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\ucos_ii.pbi.dep
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM\Modbus\Obj\ucos_ii.pbi.dep
-o
ucos_ii.pbi
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Device/ST/STM32F4xx/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Drivers/CMSIS/Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/OS/Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\EWARM/../Core/Modbus
-I
E:\IAR\arm\inc
-I
E:\IAR\arm\inc\c
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Device\ST\STM32F4xx\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Drivers\CMSIS\Include
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Source
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Ports
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\OS\Cfg
-I
-D:\xinjiedianqi\学习文档\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
+D:\xinjiedianqi\Study\TrainCamp_zengbingjie_Modbus\Modbus\Core\Modbus
-D__CHAR_BITS__=8
-D__CHAR_MAX__=0xff
-D__CHAR_MIN__=0
diff --git a/EWARM/settings/Modbus.dnx b/EWARM/settings/Modbus.dnx
index 86949ef..4f5e766 100644
--- a/EWARM/settings/Modbus.dnx
+++ b/EWARM/settings/Modbus.dnx
@@ -14,21 +14,21 @@
54492557
- 0
- 2
_ 0
_ 0
+ 0
+ 2
- 2399104121
+ 3430922322
_ 0
_ 0
- 0
1
+ 0
0
@@ -101,6 +101,12 @@
1
0
+
+ 0
+
+
+ 0
+
_ 0
_ ""
@@ -110,6 +116,10 @@
_ ""
_ 0
+
+ 0
+ 0
+
0
3
@@ -123,14 +133,4 @@
1
-
- 0
-
-
- 0
-
-
- 0
- 0
-
diff --git a/EWARM/settings/Project.wsdt b/EWARM/settings/Project.wsdt
index c6f1466..c633fa5 100644
--- a/EWARM/settings/Project.wsdt
+++ b/EWARM/settings/Project.wsdt
@@ -8,10 +8,10 @@
- 24
- 1479
+ 21
+ 1482
2
-
+
0
-1
@@ -60,7 +60,7 @@
- 190
+ 173
30
30
30
@@ -70,7 +70,10 @@
Modbus/Application
Modbus/Application/User
Modbus/Application/User/Core
+ Modbus/Application/uC-OS2
Modbus/Drivers
+ Modbus/Modbus
+ Modbus/Modbus/modbus.c
Modbus/Output
@@ -86,11 +89,11 @@
1
1
1
- 0800000004000E810000030000001F8100000100000046810000010000000D81000005000000
+ 2D0000001100138600000D0000001086000002000000AF060000020000000F8100000100000020810000010000000486000001000000568600000700000055840000010000005E860000010000001F810000010000000E810000250000008E8600000100000014860000030000000584000001000000118600000200000046810000010000000D81000005000000
- 0100FFFFFFFF
- 0F00158100002500000007E100003B00000004E10000390000000D8000001700000001E100003600000017810000270000001481000024000000008100001900000003E100003800000000E100003500000041E10000450000001681000026000000518400005600000005E100003A00000002E1000037000000
+ 2900FFFFFFFF518400002AE10000498100004A810000008200001C820000018200002F820000168200001882000019820000678600007784000007840000808C000044D5000021DE000026DE000028DE000024DE000027DE000025DE00002092000028920000299200003792000038920000259200001E9200001D9200005584000056840000598400000D8400000F8400000884000054840000328100001C81000009840000
+ 2B00048400004C00000015810000210000002CE100003F00000007E10000370000002392000000000000318400005300000004E10000350000005F860000300000000F81000023000000208100002B00000001E10000320000000D8000001300000023E10000390000000C81000020000000068400004E0000001781000023000000038400004B00000014810000200000002BE100003E0000000084000048000000008100001500000030840000520000000E8400005000000003E100003400000025E100003B0000000E810000220000001F8100002A00000000E100003100000022E10000380000000B8100001F0000002D9200000F00000041E1000041000000D18400000C000000058400004D0000001681000022000000028400004A0000003284000054000000108400005100000005E100003600000002E10000330000000D810000210000000A8400004F0000002C9200000E000000
0
@@ -283,7 +286,7 @@
34060
000000001700000022010000C8000000
- 00000000A00100000006000051020000
+ 00000000FA0100000006000051020000
32768
0
0
@@ -316,7 +319,7 @@
34063
00000000170000000601000078010000
- 0000000032000000060100009C010000
+ 000000003200000006010000F6010000
4096
0
0
@@ -327,7 +330,7 @@
1
- 0000000010000000000000000010000001000000FFFFFFFFFFFFFFFF06010000320000000A0100009C0100000100000002000010040000000100000000000000000000000F85000000000000000000000000000000000000010000000F850000010000000F850000000000000080000000000000FFFFFFFFFFFFFFFF000000000000000004000000040000000000000001000000040000000100000000000000000000000D85000000000000000000000000000000000000010000000D850000010000000D850000000000000080000001000000FFFFFFFFFFFFFFFF000000009C01000000060000A00100000100000001000010040000000100000000000000000000000C85000000000000000000000000000000000000010000000C850000010000000C850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000078500000000000000000000000000000000000001000000078500000100000007850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000068500000000000000000000000000000000000001000000068500000100000006850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000058500000000000000000000000000000000000001000000058500000100000005850000000000000080000001000000FFFFFFFFFFFFFFFF00000000510200000006000055020000010000000100001004000000010000000000000000000000FFFFFFFF07000000048500000085000008850000098500000A8500000B8500000E850000FFFF02000B004354616262656450616E650080000001000000000000006C020000000600001D03000000000000550200000006000006030000000000004080005607000000FFFEFF054200750069006C006400010000000485000001000000FFFFFFFFFFFFFFFFFFFEFF094400650062007500670020004C006F006700010000000085000001000000FFFFFFFFFFFFFFFFFFFEFF0C4400650063006C00610072006100740069006F006E007300000000000885000001000000FFFFFFFFFFFFFFFFFFFEFF0A5200650066006500720065006E00630065007300000000000985000001000000FFFFFFFFFFFFFFFFFFFEFF0D460069006E006400200069006E002000460069006C0065007300000000000A85000001000000FFFFFFFFFFFFFFFFFFFEFF1541006D0062006900670075006F0075007300200044006500660069006E006900740069006F006E007300000000000B85000001000000FFFFFFFFFFFFFFFFFFFEFF0B54006F006F006C0020004F0075007400700075007400000000000E85000001000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000FFFFFFFF0485000001000000FFFFFFFF04850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000038500000000000000000000000000000000000001000000038500000100000003850000000000000000000000000000
+ 0000000010000000000000000010000001000000FFFFFFFFFFFFFFFF06010000320000000A010000F60100000100000002000010040000000100000000000000000000000F85000000000000000000000000000000000000010000000F850000010000000F850000000000000080000000000000FFFFFFFFFFFFFFFF000000000000000004000000040000000000000001000000040000000100000000000000000000000D85000000000000000000000000000000000000010000000D850000010000000D850000000000000080000001000000FFFFFFFFFFFFFFFF00000000F601000000060000FA010000010000000100001004000000010000009BFEFFFF6F0000000C85000000000000000000000000000000000000010000000C850000010000000C850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000078500000000000000000000000000000000000001000000078500000100000007850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000068500000000000000000000000000000000000001000000068500000100000006850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000058500000000000000000000000000000000000001000000058500000100000005850000000000000080000001000000FFFFFFFFFFFFFFFF00000000510200000006000055020000010000000100001004000000010000000000000000000000FFFFFFFF07000000048500000085000008850000098500000A8500000B8500000E850000FFFF02000B004354616262656450616E650080000001000000000000006C020000000600001D03000000000000550200000006000006030000000000004080005607000000FFFEFF054200750069006C006400010000000485000001000000FFFFFFFFFFFFFFFFFFFEFF094400650062007500670020004C006F006700010000000085000001000000FFFFFFFFFFFFFFFFFFFEFF0C4400650063006C00610072006100740069006F006E007300000000000885000001000000FFFFFFFFFFFFFFFFFFFEFF0A5200650066006500720065006E00630065007300000000000985000001000000FFFFFFFFFFFFFFFFFFFEFF0D460069006E006400200069006E002000460069006C0065007300000000000A85000001000000FFFFFFFFFFFFFFFFFFFEFF1541006D0062006900670075006F0075007300200044006500660069006E006900740069006F006E007300000000000B85000001000000FFFFFFFFFFFFFFFFFFFEFF0B54006F006F006C0020004F0075007400700075007400000000000E85000001000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000FFFFFFFF0485000001000000FFFFFFFF04850000000000000080000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000100000004000000010000000000000000000000038500000000000000000000000000000000000001000000038500000100000003850000000000000000000000000000
CMSIS-Pack
@@ -336,7 +339,7 @@
34049
0A0000000A0000006E0000006E000000
- FE020000000000002C0300001A000000
+ FF020000000000002D0300001A000000
8192
0
0
@@ -348,12 +351,12 @@
Main
- 00200000010000002000FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000035000000FFFEFF000000000000000000000000000100000001000000018001E100000000000036000000FFFEFF000000000000000000000000000100000001000000018003E100000000040038000000FFFEFF0000000000000000000000000001000000010000000180008100000000000019000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000018007E10000000004003B000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000018023E10000000004003D000000FFFEFF000000000000000000000000000100000001000000018022E10000000004003C000000FFFEFF000000000000000000000000000100000001000000018025E10000000004003F000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001802BE100000000040042000000FFFEFF00000000000000000000000000010000000100000001802CE100000000040043000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000FFFF01001900434D4643546F6F6C426172436F6D626F426F78427574746F6E4281000000000400FFFFFFFFFFFEFF0000000000000000000100000000000000010000007800000002002050FFFFFFFFFFFEFF0096000000000000000000018021810000000004002C000000FFFEFF000000000000000000000000000100000001000000018024E10000000004003E000000FFFEFF000000000000000000000000000100000001000000018028E100000000040040000000FFFEFF000000000000000000000000000100000001000000018029E100000000040041000000FFFEFF000000000000000000000000000100000001000000018002810000000004001B000000FFFEFF0000000000000000000000000001000000010000000180298100000000040030000000FFFEFF000000000000000000000000000100000001000000018027810000000004002E000000FFFEFF000000000000000000000000000100000001000000018028810000000004002F000000FFFEFF00000000000000000000000000010000000100000001801D8100000000040028000000FFFEFF00000000000000000000000000010000000100000001801E8100000000040029000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001800B810000000004001F000000FFFEFF00000000000000000000000000010000000100000001800D8100000000000021000000FFFEFF00000000000000000000000000010000000100000001805F8600000000000034000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001800E8100000000020022000000FFFEFF00000000000000000000000000010000000100000001800F8100000000000023000000FFFEFF00000000000000000000000000010000000100000000000000FFFEFF044D00610069006E00E8020000
+ 00200000010000002000FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000035000000FFFEFF000000000000000000000000000100000001000000018001E100000000000036000000FFFEFF000000000000000000000000000100000001000000018003E100000000040038000000FFFEFF0000000000000000000000000001000000010000000180008100000000000019000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000018007E10000000004003B000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000018023E10000000004003D000000FFFEFF000000000000000000000000000100000001000000018022E10000000004003C000000FFFEFF000000000000000000000000000100000001000000018025E10000000004003F000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001802BE100000000040042000000FFFEFF00000000000000000000000000010000000100000001802CE100000000040043000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF000000000000000000000000000100000001000000FFFF01001900434D4643546F6F6C426172436F6D626F426F78427574746F6E4281000000000400FFFFFFFFFFFEFF0001000000000000000100000000000000010000007800000002002050FFFFFFFFFFFEFF0096000000000000000000018021810000000004002C000000FFFEFF000000000000000000000000000100000001000000018024E10000000004003E000000FFFEFF000000000000000000000000000100000001000000018028E100000000040040000000FFFEFF000000000000000000000000000100000001000000018029E100000000040041000000FFFEFF000000000000000000000000000100000001000000018002810000000004001B000000FFFEFF0000000000000000000000000001000000010000000180298100000000040030000000FFFEFF000000000000000000000000000100000001000000018027810000000004002E000000FFFEFF000000000000000000000000000100000001000000018028810000000004002F000000FFFEFF00000000000000000000000000010000000100000001801D8100000000000028000000FFFEFF00000000000000000000000000010000000100000001801E8100000000040029000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001800B810000000000001F000000FFFEFF00000000000000000000000000010000000100000001800D8100000000000021000000FFFEFF00000000000000000000000000010000000100000001805F8600000000000034000000FFFEFF00000000000000000000000000010000000100000001800000000001000000FFFFFFFFFFFEFF00000000000000000000000000010000000100000001800E8100000000020022000000FFFEFF00000000000000000000000000010000000100000001800F8100000000000023000000FFFEFF00000000000000000000000000010000000100000000000000FFFEFF044D00610069006E00E8020000
34050
0A0000000A0000006E0000006E000000
- 0000000000000000FE0200001A000000
+ 0100000000000000FF0200001A000000
8192
0
0
@@ -401,7 +404,7 @@
- 010000000300000001000000000000000000000001000000010000000200000000000000010000000100000000000000280000002800000001000000010000000000000001000000FFFEFF1B2400570053005F0044004900520024005C002E002E005C0043006F00720065005C005300720063005C006D00610069006E002E00630001000000FFFF010014004966436F6E74656E7453746F72616765496D706CFFFEFF00FFFEFFFF27013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E00350030003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0031003900390035003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0031003900390035003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF066D00610069006E002E00630000000000FFFFFFFFFFFFFFFF0000000010000000C5D4F200FFDC7800BECEA100F0A0A100BCA8E1009CC1B600F7B88600D9ADC200A5C2D700B3A6BE00EAD6A300F6FA7D00B5E99D005FC3CF00C1838300CACAD5000100000001000000020000000A0100004900000000060000B3010000
+ 010000000300000001000000000000000000000001000000010000000200000000000000010000000100000000000000280000002800000001000000080000000000000001000000FFFEFF1B2400570053005F0044004900520024005C002E002E005C0043006F00720065005C005300720063005C006D00610069006E002E00630001000000FFFF010014004966436F6E74656E7453746F72616765496D706CFFFEFF00FFFEFFFF27013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E00370034003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0032003600380038003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0032003600380038003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF066D00610069006E002E00630000000000FFFFFFFFFFFFFFFFFFFEFF202400570053005F0044004900520024005C002E002E005C0043006F00720065005C004D006F0064006200750073005C006D006F0064006200750073002E006300010000000180FFFEFF00FFFEFFFF22013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E003600300037003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0030003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0030003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF086D006F0064006200750073002E00630000000000FFFFFFFFFFFFFFFFFFFEFF202400570053005F0044004900520024005C002E002E005C0043006F00720065005C004D006F0064006200750073005C006D006F0064006200750073002E006800010000000180FFFEFF00FFFEFFFF26013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E0030003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0032003500360033003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0032003500360033003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF086D006F0064006200750073002E00680000000000FFFFFFFFFFFFFFFFFFFEFF5464003A005C00780069006E006A00690065006400690061006E00710069005C00530074007500640079005C0054007200610069006E00430061006D0070005F007A0065006E006700620069006E0067006A00690065005F004D006F0064006200750073005C004D006F0064006200750073005C0043006F00720065005C004F0053005C0050006F007200740073005C006F0073005F006300700075005F0061002E00610073006D00010000000180FFFEFF00FFFEFFFF28013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E003100360039003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0037003800310039003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0037003800310039003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF0C6F0073005F006300700075005F0061002E00610073006D0000000000FFFFFFFFFFFFFFFFFFFEFF242400570053005F0044004900520024005C002E002E005C0043006F00720065005C004F0053005C0053006F0075007200630065005C006F0073005F0063006F00720065002E006300010000000180FFFEFF00FFFEFFFF2B013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E0031003800330036003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E00370037003300370030003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E00370037003300370030003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF096F0073005F0063006F00720065002E00630000000000FFFFFFFFFFFFFFFFFFFEFF5264003A005C00780069006E006A00690065006400690061006E00710069005C00530074007500640079005C0054007200610069006E00430061006D0070005F007A0065006E006700620069006E0067006A00690065005F004D006F0064006200750073005C004D006F0064006200750073005C0043006F00720065005C004F0053005C0050006F007200740073005C006F0073005F006300700075005F0063002E006300010000000180FFFEFF00FFFEFFFF2A013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E003500350036003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E00330031003500320038003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E00330031003500320038003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF0A6F0073005F006300700075005F0063002E00630000000000FFFFFFFFFFFFFFFFFFFEFF5164003A005C00780069006E006A00690065006400690061006E00710069005C00530074007500640079005C0054007200610069006E00430061006D0070005F007A0065006E006700620069006E0067006A00690065005F004D006F0064006200750073005C004D006F0064006200750073005C0043006F00720065005C004F0053005C004300660067005C006100700070005F0068006F006F006B0073002E006300010000000180FFFEFF00FFFEFFFF28013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E003100390037003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E0038003100380032003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E0038003100380032003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF0B6100700070005F0068006F006F006B0073002E00630000000000FFFFFFFFFFFFFFFFFFFEFF6F64003A005C00780069006E006A00690065006400690061006E00710069005C00530074007500640079005C0054007200610069006E00430061006D0070005F007A0065006E006700620069006E0067006A00690065005F004D006F0064006200750073005C004D006F0064006200750073005C0044007200690076006500720073005C00530054004D003300320046003400780078005F00480041004C005F004400720069007600650072005C005300720063005C00730074006D003300320066003400780078005F00680061006C005F006700700069006F002E006300010000000180FFFEFF00FFFEFFFF2A013C003F0078006D006C002000760065007200730069006F006E003D00220031002E0030002200200065006E0063006F00640069006E0067003D0022005500540046002D00380022003F003E000A003C0052006F006F0074003E000A0020002000200020003C004E0075006D0052006F00770073003E0031003C002F004E0075006D0052006F00770073003E000A0020002000200020003C004E0075006D0043006F006C0073003E0031003C002F004E0075006D0043006F006C0073003E000A0020002000200020003C00580050006F0073003E0030003C002F00580050006F0073003E000A0020002000200020003C00590050006F0073003E0030003C002F00590050006F0073003E000A0020002000200020003C00530065006C00530074006100720074003E0030003C002F00530065006C00530074006100720074003E000A0020002000200020003C00530065006C0045006E0064003E0030003C002F00530065006C0045006E0064003E000A0020002000200020003C00580050006F00730032003E0030003C002F00580050006F00730032003E000A0020002000200020003C00590050006F00730032003E003400300033003C002F00590050006F00730032003E000A0020002000200020003C00530065006C005300740061007200740032003E00310036003300390037003C002F00530065006C005300740061007200740032003E000A0020002000200020003C00530065006C0045006E00640032003E00310036003300390037003C002F00530065006C0045006E00640032003E000A003C002F0052006F006F0074003E000A00FFFEFF14730074006D003300320066003400780078005F00680061006C005F006700700069006F002E00630000000000FFFFFFFFFFFFFFFF0000000010000000C5D4F200FFDC7800BECEA100F0A0A100BCA8E1009CC1B600F7B88600D9ADC200A5C2D700B3A6BE00EAD6A300F6FA7D00B5E99D005FC3CF00C1838300CACAD5000100000001000000020000000A01000049000000000600000D020000
diff --git a/document/0_Modbus任务要求.md b/document/0_Modbus任务要求.md
new file mode 100644
index 0000000..f98b2f1
--- /dev/null
+++ b/document/0_Modbus任务要求.md
@@ -0,0 +1,158 @@
+# Modbus通信
+## 任务要求
+- 了解Modbus的基本概念
+
+- 熟悉功能码0x01、0x03、0x0f、0x10
+
+- 书写规格书
+ · 使用word文档书写
+
+- 书写方案书
+
+ · 使用Visio绘制流程图
+ · 使用word文档书写
+
+- 书写测试大纲
+ · 书写测试大纲以保证自身产品的正确性、稳定性
+ · 使用word文档书写
+
+- 实现ModbusRTU主站（触摸屏）
+
+ · 能够正常连接
+· 能够判断连接断开
+ · 能够按要求生成请求帧
+ · 能够正确解析应答帧，并做相应处理
+ · 能够进行超时处理
+ · 拥有美观易操作的人机界面
+
+- 实现ModbusRTU从站（PLC）
+
+ · 能够正常连接
+ · 能够判断连接断开
+ · 能够正确解析请求帧
+ · 对于正确请求帧给出正确应答帧
+ · 对于错误请求帧给出错误应答帧或按规格给出相应的处理
+
+附加功能：
+- 如果需要读取0x10000位置的寄存器该如何处理？
+- 如果需要读取所有单数个寄存器，如何提高读取效率？
+- 如果需要获取通信历史该如何处理？
+- 如果从机数据需要断电不丢失该怎么处理？
+- 提高人机交互的美观性及易用性。
+
+注：
+- 该任务需要基于ucos移植实现
+- Modbus学习需要书写相关学习笔记
+- 线圈和寄存器范围都是0~0x270F
+- 要求方案书有明确的层级结构
+- 最终实现代码需要与方案书相一致
+- 代码书写需按照给定的代码规范完成
+- 对于解析部分需要做对应的单元测试
+- 代码管理空间为：``http://gitea.xinje.cc/TrainCamp_姓名全拼_Modbus.git``
+- 目录结构如下图所示：
+TrainCamp_姓名全拼_modbus
+|---iar
+| |---settings
+| |---XXX.dep
+| |---XXX.ewd
+| |---XXX.ewp
+| |---XXX.eww
+| |---XXX.icf
+| +---startup_stm32xxx.s
+|---app
+| |---main.h
+| +---main.c
+|---cmsis
+| |---core_cm3.h
+| | .
+| | .
+| | .
+| +---tz_context.h
+|---drivers
+| |---inc
+| | +---stm32f103_gpio.h
+| +---src
+| +---stm32f103_gpio.h
+|---modbus
++---.gitignore
+
+## 任务器材
+| 器材 | 数量 |
+| ---------- | --------- |
+| XDM-60T4-E/XDM-60T10-E | 1台 |
+| ST-LINK | 1个 |
+| 电源线 | 1根 |
+| USB-COM | 1个 |
+| XVP线 | 2根 |
+| TG765-MT | 1台 |
+
+## XDM-60T4-E硬件信息
+
+- 芯片型号： STM32F407IG ，晶振12MHz。
+- 引脚信息
+
+| 芯片引脚 | 实际作用 |
+| --------- | -------- |
+| I0 | PH10 |
+| I1 | PH11 |
+| I2 | PG8 |
+| I3 | PB4 |
+| I4 | PB5 |
+| I5 | PG12 |
+| I6 | PB6 |
+| I7 | PB7 |
+| I10 | PF10 |
+| I11 | PA15 |
+| I12 | PB3 |
+| I13 | PA14 |
+| I14 | PI4 |
+| I15 | PI5 |
+| I16 | PI6 |
+| I17 | PI7 |
+| I20 | PE2 |
+| Q0 | PF6 |
+| Q1 | PF8 |
+| Q2 | PF7 |
+| Q3 | PF9 |
+| Q4 | PI8 |
+| Q5 | PE6 |
+| Q6 | PE5 |
+| Q7 | PE4 |
+| Q10 | PG7 |
+| Q11 | PG6 |
+| Q12 | PH9 |
+| Q13 | PH8 |
+| Q14 | PH7 |
+| Q15 | PH6 |
+| Q16 | PF11 |
+| Q17 | PB0 |
+| Q20 | PH5 |
+| USART1_TX | PA9 |
+| USART1_RX | PA10 |
+
+## XDM-60T10-E硬件信息
+
+- 芯片型号：STM32F407ZG，晶振12MHz。
+- 引脚信息
+
+| 芯片引脚 | 实际作用 |
+| --------- | -------- |
+| I0 | PA0 |
+| I1 | PA1 |
+| I2 | PG8 |
+| I3 | PB4 |
+| I4 | PB5 |
+| I5 | PG12 |
+| I6 | PB6 |
+| I7 | PB7 |
+| I10 | PF10 |
+| I11 | PA15 |
+| I12 | PB3 |
+| I13 | PA14 |
+| Q0 | PF6 |
+| Q1 | PF8 |
+| Q2 | PF7 |
+| Q3 | PF9 |
+| USART1_TX | PA9 |
+| USART1_RX | PA10 |
+
diff --git a/document/c语言规范.pdf b/document/c语言规范.pdf
new file mode 100644
index 0000000..437f62a
Binary files /dev/null and b/document/c语言规范.pdf differ
diff --git a/document/xinje_C++编程规范.pdf b/document/xinje_C++编程规范.pdf
new file mode 100644
index 0000000..c26fabf
Binary files /dev/null and b/document/xinje_C++编程规范.pdf differ